Careers

Qualcomm

Actively hiring
Austin, TX Posted 69 days ago
View original post Log in to save

At a glance

AI generated

TL;DR

As a Senior ASIC Engineer at Qualcomm Technologies, you will join a dynamic team focused on developing cutting-edge semiconductor solutions. Your role involves defining and modeling IP for high-performance, low-power products, including both digital and analog designs. You will collaborate with cross-functional teams to create system-level architectures and logic designs based on customer requirements, optimizing the entire process from design to verification. Key responsibilities include using architecture and design tools like RTL to GDS Flow and Virtuoso, scripting languages, and verification methods to ensure high-quality deliverables. Essential skills encompass extensive experience in ASIC development, strong knowledge of EDA/IP/ASIC documentation, and proficiency with industry-standard software tools. This role demands expertise in handling complex system requirements and delivering innovative solutions for the global market.

Skills

Virtuoso RTL to GDS Flow SystemVerilog Python Perl C++ Tcl Unix/Linux Cadence Synopsys Mentor Graphics ASIC Design Design Verification CI/CD Git

What you'll do

  • Define, model, and design IP (block/SoC) development for high-performance products.
  • Optimize and verify designs to ensure low power consumption and high quality.
  • Create architectures and circuit specifications based on system-level requirements.
  • Evaluate process flow from high-level design through verification stages.
  • Utilize tools like RTL to GDS Flow and Virtuoso for architecture and design.
  • Write detailed technical documentation for EDA/IP/ASIC projects.

What we're looking for

  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 3+ years of ASIC design and verification experience.
  • Proficiency with architecture and design tools and scripting languages.
  • Experience in creating circuit specifications and system simulations.
  • Collaborative work across teams to develop implementation strategies.
  • Evaluation of process flow from high-level design to verification.
  • Documentation of technical details for EDA/IP/ASIC projects.

Market check

Salary context

This $115,600–$173,400 range sits above 31% of similar postings on FindRole.

Peer median band

$128,470–$211,850

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$139,000–$207,190

Middle half of comparable postings.

Based on 239 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 595 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 540 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

Physical Design Engineer

Qualcomm

San Diego, CA 36 days ago $98,500–$147,700
Virtuoso RTL to GDS Flow Verilog SystemVerilog Python Perl TCL UVM DVFlow PrimeTime PTPX ICC Calibre Sonata QCAT Qualcomm SNAP Linux Git JIRA Confluence

Staff, Physical Design Engineer

Qualcomm

Santa Clara, CA 95 days ago $153,200–$229,800
Virtuoso RTL to GDS Flow Verilog SystemVerilog Python Perl TCL UVM DVFlow PrimeTime PT PowerAware ICC/Innovus Calibre Synopsys DC Cadence Genus ModelSim/QuestaSim Linux Git JIRA Confluence

Design Engineer

Ramp

Remote (New York City, New York, US) 112 days ago $172,000–$440,000
React TypeScript JavaScript HTML CSS Cursor Claude Code Figma LLMs Performance Accessibility Core Web Vitals Semantic HTML Modern CSS Design Systems Reusable Components Self-Serve Research Tools Interactive Prototypes High Visual Craft Interaction Craft
Remote

Sr. Mechanical Development Engineer

Flex (Flextronics)

Littleton, MA 49 days ago $104,100–$143,100
SolidWorks Creo NX CAD ASME Y14.5 GD&T Fluid Dynamics Heat Transfer Mechanical Design Structural Evaluation Precision Machining Brazing Plating Elastomer Sealing Pressure Rated Components Pressure Testing Leak Testing Dimensional Inspection Materials Evaluation Mechanical Validation Testing Copper Aluminum Stainless Steel Polymers Elastomers

Sr. Staff CPU Physical Design CAD Engineer

Qualcomm

Santa Clara, CA 24 days ago $198,700–$298,100
Tcl Python Cadence_Innovus Place-and-route Physical_Design Timing_Analysis Physical_Verification EDA Automation CI/CD