ATE Test Engineer

Nvidia

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$132,000–$207,000 / yr
Employment
Full-time
Posted
38 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $151k
This role $170k
$109k most similar roles pay here $217k

This role pays more than 67% of similar roles. Most pay $119,774–$181,339 — the shaded band above. At the midpoint, this role pays about $170k versus about $151k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1391 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1116 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · ATE Test Engineer

The ATE Test Engineer joins the Integrated Circuit Defect Analysis team to bridge the gap between design, automated test equipment, and IC failure analysis. This role involves developing tailored test equipment and software for Advantest PS5000 and Teradyne UltraFLEXPlus platforms while collaborating with product teams and technicians. Key responsibilities include porting test vectors and patterns, converting design simulation data like VCD, EVCD, and STIL into functional scan and structural test patterns to recreate failures on testers. The engineer will also design and validate custom hardware such as load boards and probe cards. Required skills include proficiency in Python, C++, or Perl for script automation, along with experience in digital vector processing, electrical fault localization, and yield analysis. This role focuses on optimizing signal integrity and diagnostic flows to accelerate root-cause isolation on advanced high-performance silicon.

What you'll do

  • Develop and port test vectors, patterns, and software on Advantest PS5000 and Teradyne UltraFLEXPlus platforms.
  • Convert design simulation data into functional, scan, and structural test patterns to recreate IC failures.
  • Translate physical failure analysis steps into reproducible electrical test flows for root-cause isolation.
  • Optimize tester hardware bandwidth, signal integrity, and diagnostic software flows to improve turnaround times.
  • Design, prototype, and validate custom test hardware including load boards, probe cards, and DUT interfaces.
  • Bridge the gap between design teams, automated test equipment, and IC failure analysis workflows.

What we're looking for

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related technical field (or equivalent experience).
  • 5+ years of hands-on experience with Advantest V93000 (PS5000) and Teradyne UltraFLEXplus platforms.
  • Proficiency in script automation using Python, C++, or Perl.
  • Proficiency in digital vector processing and debugging.
  • Familiarity with IC failure analysis flows, failure isolation, electrical fault localization, and yield analysis.

More like this

Similar roles

ATE Test Development Engineer

Nvidia

Santa Clara, CA 111 days ago $100,000–$166,750
ATE Advantest 93K SmarTest 8 Teradyne UFlex DFT SCAN ATPG MBIST IOBIST VLSI Yield Analysis Characterization Thermal Management
2+ yrs exp

Test Engineer (ATE)

Broadcom

San Jose, CA 6 days ago $121,900–$195,000
ATE Advantest 93K Python C/C++ DFT Scan Pattern Processing SoC SerDes High-Volume Manufacturing Silicon Bring-up
8+ yrs exp

Staff ATE Test Engineer

Amd

Austin, TX 25 days ago $130,400–$195,600
Advantest V93000 SmarTest 8 Java C++ Python Perl Shell Scripting Linux Unix PCIe CXL UCIe Ethernet JESD204 USB DDR HBM PHY xGMI Infinity Fabric UPI NVLink
Hybrid

Senior Failure Analysis Engineer, Optical Fault Isolation

Nvidia

Santa Clara, CA 88 days ago $144,000–$230,000
Failure Analysis Advantest 93K DFT Scan BIST Boundary Scan LVP EMMI SDL OBIRCH Teradyne Ultraflex Yield Engineering Product Engineering Logic Fault Localization Root Cause Analysis
5+ yrs exp

ATE Test Development Engineer

Broadcom

San Jose, CA 70 days ago $121,900–$195,000
Advantest 93K ExaScale SmarTest7 SmarTest8 Teradyne ATE ASIC Data Analysis Thermal Analysis Programming Volume Data Analysis
8+ yrs exp

ATE Test Development Engineer

Broadcom

Fort Collins, CO 34 days ago
Advantest 93K ExaScale SmarTest7 SmarTest8 Teradyne ATE ASIC Data Analysis Thermal Analysis
8+ yrs exp