Analog/Mixed-Signal IC design Engineer

Qualcomm

Actively hiring
San Diego, CA Posted 18 days ago $142,400–$213,600 / year
View original post Log in to save

At a glance

AI generated

TL;DR

As a Principal Analog Mixed Signal Design Engineer at Qualcomm Technologies, Inc., you will lead the definition and design of various CMOS mixed-signal blocks such as data converters, PLLs, and high-speed SERDES, using advanced tools like Cadence ADE and MATLAB to simulate and verify circuit performance. You will collaborate closely with layout teams to ensure accurate block-level layouts and oversee silicon evaluations. Your role involves creating detailed verification plans, conducting complex simulations, and documenting results to improve design efficiency. Additionally, you will mentor junior team members, consult with internal stakeholders and third-party vendors, and stay updated on industry trends to align projects with best practices in analog or mixed-signal integrated circuit design. Ideal candidates have a PhD or equivalent experience in Electrical Engineering, along with extensive hands-on experience in designing high-performance analog circuits for applications like 5G technology.

Skills

Cadence ADE MATLAB SPICE Verilog VHDL Python PostgreSQL Kubernetes AWS Terraform CI/CD Git JIRA Confluence Prometheus Grafana

What you'll do

  • Oversees definition and design of CMOS mixed analog/digital blocks such as data converters and PLLs.
  • Conducts complex simulations and analyses to verify designs and achieve performance targets.
  • Works with layout teams to oversee block-level layout for multiple circuit components.
  • Defines verification plans and ensures bugs are identified and analyzed in junior team tests.
  • Provides technical expertise and guidance on new initiatives like 5G analog design automation.
  • Writes detailed documentation for complex projects to guide users and customers effectively.

What we're looking for

  • Bachelor's Degree in Electrical Engineering with 2+ years of analog/mixed-signal IC design experience or equivalent higher degree.
  • At least 4 years of ASIC design, verification, or related work experience.
  • Proficiency using design tools such as Cadence ADE and MATLAB.
  • Experience in designing CMOS mixed analog/digital blocks like data converters and PLLs.
  • Involvement in layout oversight and silicon evaluation processes.
  • Ability to contribute to technical leadership roles within the team.

Market check

Salary context

This $142,400–$213,600 range sits above 57% of similar postings on FindRole.

Peer median band

$136,000–$218,500

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$151,837–$209,112

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 569 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 536 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

RF/Analog/ML Augmented IC Design Engineer

Qualcomm

Santa Clara, Ca,Us, US 35 days ago $139,400–$209,200
Python PyTorch TensorFlow CADENCE Virtuoso ADS RFIC Analog IC Design Machine Learning Simulation ASIC_design Verilog Circuit_topology_analysis Transistor_level_design Wireless_applications 4G 5G WLAN BT GPS

Mixed Signal Design / Systems Engineer

Qualcomm

Santa Clara, Ca,Us, US 43 days ago $198,600–$297,800
Python Verilog VHDL MATLAB SPICE CADENCE CMOS TFT LTPS ASIC Sensor Physics HW/SW Co-optimization Firmware Development System Modeling Circuit Specifications Simulation Tools Algorithm Development Performance Optimization Layout Design Manufacturability Reliability

Senior Analog and Mixed Signal Engineer

Nvidia

Us, Ca, Santa Clara, US 140 days ago $168,000–$264,500
Python SystemVerilog MATLAB HSPICE Spectre Cadence_ADE-L Cadence_ADE-XL Perl Calibre ICV Monte-Carlo_Simulation Noise_Simulation Stability_Analysis DRC LVS

Physical IC Design Engineer

Broadcom

Usa-Ca San Jose Innovation Drive, US 32 days ago $120,000–$192,000
TCL PERL EDA Tools RTL Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout Flow and Methodology Development

Physical IC Design Engineer

Broadcom

Usa-Ca San Jose Innovation Drive, US 32 days ago $120,000–$192,000
TCL PERL EDA Tools RTL Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout Flow and Methodology Development