Physical IC Design Engineer

Broadcom

Actively hiring
San Jose, US Posted 32 days ago $120,000$192,000 / year

At a glance

AI generated

TL;DR

Broadcom seeks a Physical IC Design Engineer at the senior level to join its Asic Products Division, focusing on advancing AI and ML ecosystems through PCIe Switch Products and enhancing enterprise storage performance. The role involves executing physical design tasks such as synthesis, verification, timing closure, EM/IR analysis, place and route, clock tree synthesis, floor-planning, and layout development. Additionally, the engineer will collaborate with RTL engineers to develop methodologies and flows for efficient tape-out processes. Essential skills include TCL/PERL scripting, proficiency in EDA tools, and a full physical design cycle experience from RTL to tape-out, alongside strong communication abilities. The position requires a Bachelor’s degree in Electrical or Electronics Engineering and at least 8 years of relevant industry experience, with all work conducted on-site in San Jose.

Skills

TCL PERL EDA Tools RTL Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout Flow and Methodology Development

What you'll do

  • Execute Physical Design, Synthesis, Physical Verification, and Timing Closure.
  • Perform EM/IR Analysis for circuit reliability.
  • Develop and refine physical design flow methodologies.
  • Collaborate with RTL Engineers on IC design projects.
  • Conduct floor-planning and layout activities for chip designs.

What we're looking for

  • At least 8 years of experience in Physical IC Design
  • Expertise in full physical design cycle from RTL to tape-out
  • Proficiency in TCL/Perl scripting and EDA tools
  • Strong skills in timing closure, EM/IR analysis, and clock tree synthesis
  • Experience with floor-planning, layout, and methodology development
  • Excellent verbal and written communication skills
  • Must work on-site at the San Jose location

Market check

Salary context

This $120,000–$192,000 range sits above 31% of similar postings on FindRole.

Peer median band

$140,000$219,200

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$152,531$213,375

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 72 open roles on FindRole.

Listed pay typically runs $119,400–$192,000 across 72 roles with salary data.

Most-posted roles

View all roles at Broadcom

More like this

Similar roles

Physical IC Design Engineer

Broadcom

Usa-Ca San Jose Innovation Drive, US 32 days ago $120,000$192,000
TCL PERL EDA Tools RTL Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout Flow and Methodology Development

ASIC Physical Design Engineer

Cisco

Remote (Usa-Maynard, US) 10 days ago $135,800$195,100
TCL Perl Python Cadence_Innovus Synopsys_ICC2 Synopsys_Design_Complier Synopsys_Formality Cadence_Logic_Equivalence_Checker Tempus Synopsys_ICV Mentor_Calibre Static_Timing_Analysis Hierarchical_floor_planning Clock_and_power_distribution Global_signal_and_I_O_planning Physical_verification_DRC/LVS Block_level_EMIR_closure ECO_strategies RTL_to_GDSII_implementation
Remote

IC Package Design Engineer

Qualcomm

San Diego, Ca,Us, US 35 days ago $108,400$162,600
Cadence Allegro XtractIM PowerSI HFSS Q3D Calibre Virtuoso PCB Editor Advanced Package Designer APD/SiP Design Rules Check SI/PI tools 2.5D Si-Bridge DDR PCIe UCIE

Hardware Engineer

Cisco

Remote (Usa-Milpitas, US) 24 days ago $135,800$193,400
Cadence_Concept Allegro SoC CPU_architectures FPGA Oscilloscopes Logic_Analyzers Spectrum_Analyzers Networking_products Cross-functional_teams
Remote

Hardware Engineer

Cisco

Remote (Usa-Milpitas, US) 22 days ago $152,400$221,800
I2C SPI PCI-e Hardware Design System Design Board Design Networking Hardware Compute Applications x86 Architecture Microntroller Cards Cost Optimization Performance Optimization Power Efficiency Hardware Validation Signal Integrity Automation Tools Testing Frameworks
Remote

Hardware Applications Engineer

Qualcomm

Santa Clara, Ca,Us, US 24 days ago $143,400$215,000
SoC CPUs GPUs NPUs DSPs Power_architecture PDN_analysis SI/PI_fundamentals USB PCIe CSI DSI PCB_design Python Shell_scripting Linux RTOS Git JIRA Confluence