Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

7 of up to 20 (filtered)

Serdes System Design Engineer/Architect

Broadcom

Austin, TX +2 7 days ago $108,000$192,000
Actively hiring Posted this week Verified listing Below market
MATLAB C++ C RTL IEEE 802.3 OIF PCIe Python Git JIRA Confluence Agile Simulation Verification Firmware LabVIEW S-parameter Transmission line theory Analog circuit behavior Clock and Data Recovery (CDR) PLLs Equalization techniques

Senior Manager, Serdes Analog Design

Samsung Semiconductor

San Jose, CA 14 days ago $189,000$301,000
Actively hiring Above market
Python Matlab Cadence Spectre Totem EMX USB PCIe UCIe CTLE DFE FFE PLL ADC DAC EDA CMOS

Sr. SI/PI Engineer - Serdes, Satellites (Starlink)

SpaceX

Sunnyvale, CA 14 days ago $140,000$190,000
Actively hiring Competitive pay
CST HFSS ADS Python MATLAB DDR4 LPDDR5 GPDDR6 QSPI eMMC PDN ASIC FPGA SoC EMI/EMC 3D EM simulation high-speed digital channel simulators low loss laminates PCB manufacturing high-speed connectors

Senior Hardware Engineer – Network Technology and Design: SerDes

General Motors (GM)

Milford, MI +1 30 days ago
Actively hiring
Mentor_Graphics_Xpedition Mentor_Graphics_ORCAD PCB_layout Circuit_design Schematic_creation Oscilloscopes Signal_generators Multimeters Power_supplies Automotive_software_architecture Automotive_electronic_hardware Semiconductor_design Electrical_Engineering Electronic_control_unit CI/CD
Hybrid

Senior Serdes System Design Engineer/Architect

Broadcom

Austin, TX +2 85 days ago $108,000$192,000
Actively hiring Below market
MATLAB C++ Python RTL Verilog SystemVerilog IEEE 802.3 OIF PCIe DSP Communication Theory Analog Circuit Behavior Transmission Line Theory S-parameters Clock and Data Recovery (CDR) PLLs Equalization Techniques High-speed Serdes

Senior High Speed SerDes Validation Engineer

Nvidia

Santa Clara, CA 127 days ago $168,000$264,500
Actively hiring Above market
C/C++ Python JavaScript High-speed IO validation SERDES performance tuning Ethernet InfiniBand Datacenter system management Datacenter security Datacenter networking Datacenter storage Oscilloscopes Digital Multi Meter CI/CD

Manager, Digital Design - Mixed-Signal High-Speed I/O SerDes

Nvidia

Santa Clara, CA 160 days ago $196,000$310,500
Actively hiring Above market
Verilog SystemVerilog UVM RTL PCIe Ethernet Custom digital circuit design FFE DFE CTLE CDR offset cancellation Static timing analysis Formal verification tools High-speed SerDes I/O Mixed-signal chip design Mentorship Team leadership Communication skills