Browse tech roles

HAPS ZeBu C C++ RTOS FreeRTOS Zephyr ThreadX QNX ARM Cortex-M R A FPGA PCIe eMMC LPDDR JTAG/SWD GDB GitLab TeamCity CI/CD Python +17 more Show less

Python C++ CUDA sensor integration hardware-software integration rapid prototyping image/sensor signal processing computer vision machine learning 3D CAD mechanical design embedded systems debugging code adaptation cross-functional collaboration lightweight documentation +11 more Show less

FPGA Vivado Protocompiler HAPS ChipScope Synthesis Place_and_Route Timing_Closure Oscilloscopes Logic_Analyzers Protocol_Analyzers CI/CD Git Python Jenkins PostgreSQL Kubernetes AWS +13 more Show less

AWS Azure GCP Kubernetes Terraform Python Docker CI/CD PostgreSQL MongoDB C2 ISR Maven Smart Systems AI integration Rapid Prototyping +10 more Show less

SystemVerilog Python Perl Tcl Make CMake Shell FPGA SoC RTL AXI PCIe DDR Ethernet Synopsys_HAPS Synopsys_Protium Synopsys_Palladium CI/CD +13 more Show less

FPGA Verilog SystemVerilog Synopsys ProtoCompiler Xilinx Vivado Synopsys ZeBu Siemens Veloce Perl Shell Tcl Python C C++ DPI PLI SystemC PCIe CXL NVLink USB CHI LPDDR5 LPDDR6 DDR5 DDR6 USB4 USB3 +22 more Show less

Python TensorFlow PyTorch Kubernetes Docker AWS CI/CD PostgreSQL Git Jupyter Notebook Agentic Workflows Multimodal Systems Conversational Interfaces User Studies +9 more Show less

Verilog SystemVerilog Xilinx FPGA Vivado IP Integrator Linux Python Tcl Git PCIe I2C SPI UART High-speed SERDES IEEE 802.11 Bluetooth Synopsys HAPS Make TeamCity +13 more Show less

Python C/C++ Swift Machine Learning UI/UX RTOS Firmware CAD 3D Printing Embedded Systems Sensor Fusion Signal Processing SolidWorks Fusion 360 Thread Matter Wi-Fi Bluetooth SwiftUI UIKit +15 more Show less

C/C++ Python Perl Ruby Debugging Protocol_Analyzers Oscilloscopes System_Architecture Technical_Debug Validation_Strategy +5 more Show less

Verilog SystemVerilog Xilinx FPGA Linux CDC FPGA timing constraint I2C SPI UART ILA Vivado IP integrator SERDES PCIe IEEE 802.11 Bluetooth Synopsys HAPS Python Tcl Git Perforce TeamCity +16 more Show less

FPGA Verilog SystemVerilog Perl Shell Tcl Synopsys_Protocompiler Xilinx_Vivado VCS Verdi GDB PCIe CXL NVLink USB CHI LPDDR5 LPDDR6 DDR5 DDR6 USB4 USB3 Synopsys_HAPS Zebu Mentor_Veloce +20 more Show less

Verilog SystemVerilog Perl Shell Tcl VCS Verdi GDB ChipScope Xilinx_Vivado Synopsys_Protocompiler Siemens_VPS LPDDR5 LPDDR6 DDR5 DDR6 CXL PCIe USB4 USB3 Synopsys_HAPS Siemens_ProFPGA +17 more Show less