Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

2 of up to 20 (filtered)

Senior Engineer, PLL Design

Samsung Semiconductor

San Jose, CA 6 days ago $138,000–$206,000
Actively hiring Confirmed live today Posted this week High trust Below market
PLL Design CMOS Matlab Simulink Verilog SystemVerilog Spectre SpectreRF AMS RF Transceivers SerDes Mixed-Signal Simulation Monte Carlo Analysis Silicon Correlation RTL Design Jitter Budgeting
2+ yrs exp

Senior Engineer, PLL Design

Samsung Semiconductor

San Jose, CA 19 days ago $138,000–$206,000
Actively hiring Confirmed live yesterday High trust Below market
PLL Design CMOS Matlab Simulink Spectre SpectreRF AMS Verilog SystemVerilog RF Transceivers SerDes Mixed-Signal Simulation Monte Carlo Analysis Silicon Correlation Jitter Budgeting
5+ yrs exp