Browse tech roles

DFT SoC Architecture RTL Design Verilog UVM Post-Silicon Validation ATE Python Perl Tcl STA Place & Route Power Optimization Fuse Controller DFT IP Verification Synthesis +12 more Show less

Design for Test (DFT) Digital Design Static Timing Analysis (STA) ATPG Boundary Scan JTA Memory BIST Logic BIST Streaming Scan Network Perl TCL C C++ Python Synopsys TetraMAX Cadence Modus Linux +13 more Show less

DFT Design Verification GPU SoC Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Logic Design Automation Scripts +9 more Show less

DFT Design Verification GPU SoC Python Perl TCL Gate Level Simulation Random Verification Coverage Analysis Assertions Logic Design Object-Oriented Programming Automation Scripts +9 more Show less

DFT Design Verification Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Logic Design GPU SoC Automation Scripts +9 more Show less

DFT Design Verification Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Logic Design GPU SoC Automation Scripts Regressions +10 more Show less

DFT Design Verification GPU SoC Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Logic Design Automation Scripts +9 more Show less

DFT Design Verification Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Silicon Bring-up Logic Design Test Benches Random Verification Automation Scripts +10 more Show less

DFT Design Verification Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Silicon Bring-up Logic Design Test Benches Random Verification +9 more Show less