Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

2 of up to 20 (filtered)

CAD Engineer, Timing for Gate-Level Flows & Methodologies

Apple Inc

San Jose, CA 40 days ago $150,400–$277,600
Actively hiring Confirmed live today High trust Competitive pay
Static Timing Analysis STA SoC Python Tcl SDC Gate-Level Flows Timing Closure Timing Analysis Power Reduction Cross-talk Variation
3+ yrs exp