Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

8 of up to 20 (filtered)

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 28 days ago $98,500$147,700
Actively hiring Confirmed live yesterday High trust Below market
CMOS Mixed Signal Design Cadence ADE MATLAB SPICE Verilog VHDL PLL SERDES 5G Analog Design Automation Layout Silicon Evaluation
2+ yrs exp

Senior Principal Electrical Engineer, Analog Design Lead

General Dynamics

Canonsburg, PA 42 days ago $180,000$195,000
Actively hiring Confirmed live 2 days ago High trust Competitive pay
Analog Circuit Design High Voltage DC Power Systems SPICE Cadence Mentor Graphics Altium Prototyping Magnetics High Speed Design Spectrum Analyzers Oscilloscopes R&D
10+ yrs exp Hybrid

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 43 days ago $142,400$213,600
Actively hiring Confirmed live yesterday High trust Competitive pay
Cadence Virtuoso ASIC Design SerDes DDR PLL DAC ADC Python MATLAB SPICE Verilog VHDL Circuit Simulation Schematic Capture FinFET CMOS
2+ yrs exp

RF/Analog IC Design Engineer

Qualcomm

Santa Clara, CA 50 days ago $168,600$252,800
Actively hiring Confirmed live yesterday High trust Competitive pay
RFIC ASIC Design Cadence Virtuoso ADS LNA PLL 4G 5G WLAN GPS Electro Magnetic simulation post silicon characterization Signal Processing Transistor-level Design
3+ yrs exp

Analog Design Lead, Custom Silicon Management

Apple Inc

Cupertino, CA 78 days ago $175,500$311,700
Actively hiring Confirmed live 2 days ago Trusted Above market
Analog Design Mixed-Signal IC Silicon Bring-up FPGA Emulation Circuit Design Tape-out Debug
10+ yrs exp

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 93 days ago $142,400$213,600
Actively hiring Confirmed live 2 days ago High trust Competitive pay
Cadence Virtuoso ASIC Design SerDes PLL DAC ADC Matlab Python SPICE Verilog VHDL CMOS FinFET Signal Processing Schematic Capture
2+ yrs exp

Analog ASIC Architect

Apple Inc

San Francisco, CA 123 days ago $184,700$324,800
Actively hiring Confirmed live yesterday High trust Above market
Mixed-Signal ASIC Analog Front-End (AFE) ADC DAC MATLAB IC Micro-architecture Silicon Characterization Signal Processing System-level Design Root Cause Analysis Bench Characterization Circuit Design Digital Architecture
10+ yrs exp

Analog ASIC Architect

Apple Inc

Austin, TX 123 days ago
Actively hiring Confirmed live yesterday High trust
Mixed-Signal ASIC Analog Front-End (AFE) ADC DAC MATLAB Circuit Design Digital Architecture Silicon Characterization System-Level Design Signal Processing Micro-architecture Root Cause Analysis
10+ yrs exp