Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

32,465 roles

SOC Thermal Engineer

Apple Inc

San Francisco, CA 2 days ago $129,300–$225,300
Actively hiring Confirmed live today Posted this week High trust Below market
Thermal Analysis Ansys IcePak Sentinel-TI Fluent Cadence Allegro RedHawk SoC Design IC Packaging Thermal Modeling Low-power Design Thermal Testing Simulation

SOC Thermal Engineer

Apple Inc

Austin, TX 2 days ago
Actively hiring Confirmed live today Posted this week High trust
Thermal Analysis Ansys IcePak Sentinel-TI Fluent Cadence Allegro RedHawk SoC Design IC Packaging Thermal Modeling Low-Power Design IC Physical Design

SOC Thermal Engineer

Apple Inc

San Francisco, CA 2 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday Posted this week High trust Above market
Thermal Analysis Ansys IcePak Sentinel-TI Fluent Cadence Allegro RedHawk SoC Design IC Packaging Thermal Modeling Low-Power Design IC Physical Design
10+ yrs exp

SOC Thermal Engineer

Apple Inc

Austin, TX 2 days ago
Actively hiring Confirmed live yesterday Posted this week High trust
Thermal Analysis IC Packaging SoC Design Ansys IcePak Sentinel-TI Fluent Cadence Allegro RedHawk Thermal Modeling Low-Power Design Thermal Testing Simulation Validation
10+ yrs exp

Memory Packaging Engineer

Apple Inc

San Francisco, CA 2 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday Posted this week High trust Above market
Memory Packaging Thin-die Stacking Wirebond Flip-chip Die Bonding SI/PI Co-design DDR Differential Signaling Failure Analysis Metrology Package Design CTE Properties BOM
10+ yrs exp

Memory Packaging Engineer

Apple Inc

San Francisco, CA 2 days ago $129,300–$225,300
Actively hiring Confirmed live today Posted this week High trust Below market
Memory Packaging Thin-die Stacking Wirebond Flip-chip Die Bonding SI/PI Co-design DDR Differential Signaling Failure Analysis Metrology Package Design Rules BOM CTE Properties

Design Verification Engineer

Apple Inc

Austin, TX 2 days ago
Actively hiring Confirmed live today Posted this week High trust
SystemVerilog UVM OOP Python Perl TCL LLM UPF PCIe USB DDR Formal Verification Gate-level Simulation Simulators Waveform Viewer Coverage Collection
3+ yrs exp

Hardware Systems Engineer

Apple Inc

Cupertino, CA 2 days ago $129,300–$225,300
Actively hiring Confirmed live today Posted this week High trust Competitive pay
Electrical Engineering Schematic Capture HDI Signal Integrity DC/DC Conversion Digital Design PCIe USB I2C Thunderbolt SPI UART HDMI Oscilloscope Network Analyzer BERT JMP root-cause analysis Failure Analysis
2+ yrs exp

Hardware Systems Design & Integration Engineer

Apple Inc

Cupertino, CA 2 days ago $129,300–$225,300
Actively hiring Confirmed live yesterday Posted this week High trust Below market
Schematic Design Layout Digital Design Signal Integrity Power Integrity RF SoC Integration Embedded Systems Oscilloscope Spectrum Analyzer Frequency Counter Manufacturing Test ESD
5+ yrs exp

Test Engineering Manager

General Dynamics

Canonsburg, PA 2 days ago $155,000–$165,000
Actively hiring Confirmed live today Posted this week High trust Competitive pay
Systems Integration Test Engineering Earned Value Management SPI CPI Cost Account Management Risk Mitigation Continuous Improvement AI Signal Processing Cybersecurity Electronic Warfare Project Management Technical Proposals
8+ yrs exp