Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

3 of up to 20 (filtered)

CPU Cache Microarchitect RTL Engineer

Apple Inc

Santa Clara, CA 16 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday High trust Above market
RTL Verilog VHDL Microarchitecture SRAM C C++ Python Perl Simulators Formal Methods DFT Coherence Protocols Interconnects Power Management
10+ yrs exp

CPU Cache Microarchitect RTL Engineer

Apple Inc

Santa Clara, CA 16 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday High trust Competitive pay
RTL Verilog VHDL Microarchitecture SRAM C C++ Python Perl Formal Methods Simulation Emulation DFT Coherence Protocols Interconnects
3+ yrs exp

CPU Cache Microarchitect RTL Engineer

Apple Inc

Santa Clara, CA 16 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday High trust Competitive pay
RTL Verilog VHDL Microarchitecture SRAM C C++ Python Perl Formal Methods Simulation Emulation DFT Coherence Protocols Interconnects Power Management
3+ yrs exp