Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

1 of up to 20 (filtered)

ASIC Design Engineer Technical Lead

Cisco

San Jose, CA 91 days ago $186,900–$267,700
Actively hiring Confirmed live today Low trust Above market
ASIC Design Verilog System Verilog Python Perl TCL Shell Programming RTL Micro-architecture Tape-out post silicon validation Simulation
8+ yrs exp