Browse tech roles

Filter the feed by workplace, employment type, salary floor, and post age. For ranked matching against your resume, use AI Match.

3 of up to 20 (filtered)

ASIC Engineering Technical Lead - DFT

Cisco

San Jose, CA 38 days ago $183,800$263,600
Actively hiring Above market
Python Tcl C++ Siemens_Tessent Synopsys RTL Verilog System_Verilog DFT ATPG SDF Scan_Insertion Memory_BIST Logic_BIST ATE_testers

ASIC DFT Engineer

Broadcom

San Jose, CA 39 days ago $141,300$226,000
Actively hiring Verified listing Competitive pay
TetraMax Fastscan Verilog IEEE1687 IJTAG ICL PDL Python Statistical_Process_Control ATE Serdes DDR PCIE ENET CXL I/O_BIST DFT Testbench_Generation Simulation Debugging Root_Cause_Analysis

ASIC DFT Engineer

Broadcom

San Jose, CA 40 days ago $141,300$226,000
Actively hiring Verified listing Competitive pay
DFT Scan MBIST TAP LBIST IO SerDes Pattern_Generation ATPG TetraMax Fastscan Verilog IEEE1149.1 IEEE1149.6 TestKompress Mentor_TestKompress Boundary_Scan IEEE1687 IJTAG ICL PDL Test-STA Analog_Design Digital_Circuit_Design Si_Processing Logical_Synthesis Physical_Synthesis Statistical_Process_Control ATE DDR PCIE ENET CXL_IOBIST Tessent_SSN