Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

1 of up to 20 (filtered)

ASIC Design Verification Technical Leader

Cisco

Carlsbad, CA +1 32 days ago $166,300–$238,300
Actively hiring Confirmed live yesterday High trust Competitive pay
System Verilog UVM ASIC Design Verification Python Perl TCL Shell Scripts Verilog Formal Verification Veloce HAPS Ethernet UCIE UAL SPI I2C SerDes D2D PHY ODSP
8+ yrs exp