Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

8 of up to 20 (filtered)

IP Engineer

Apple Inc

Beaverton, OR 45 days ago
Actively hiring Confirmed live 2 days ago High trust
Analog IC Design Mixed-Signal Design CMOS LDO ADC DAC PLL Serdes Bandgap Reference Filter Design Switched Capacitor Circuit Design PCI Express MIPI USB DisplayPort DFT SIPI HW/SW bring up Debug
10+ yrs exp

IP Engineer

Apple Inc

Beaverton, OR 45 days ago
Actively hiring Confirmed live 2 days ago High trust
Analog IC Design Mixed-Signal Design CMOS LDO ADC DAC PLL Serdes Bandgap Reference Filter Design Switched Capacitor Circuit Design PCI Express MIPI USB DisplayPort DFT SIPI HW/SW bring up Design Verification Physical Design
3+ yrs exp

3rd Party IP Engineering Program Manager

Apple Inc

Beaverton, OR 75 days ago
Actively hiring Confirmed live 2 days ago Trusted
ASIC SoC VLSI Digital Circuit Design Silicon Validation Post Silicon Debug IP Integration Python Perl JIRA Confluence Project Management
10+ yrs exp

IP Integration Engineer

Apple Inc

Beaverton, OR 93 days ago
Actively hiring Confirmed live 3 days ago High trust
Verilog SystemVerilog SVA RTL Design SOC Design Simulation Synthesis Lint Logic Equivalence Static Timing Analysis CDC RDC UPF DFT PCI Express MIPI USB DisplayPort Model Validation
10+ yrs exp

3rd Party IP Engineering Program Manager

Apple Inc

Beaverton, OR 106 days ago
Actively hiring Confirmed live 3 days ago Low trust
ASIC SoC VLSI Digital Circuit Design Silicon Validation Post Silicon Debug IP Integration Python Perl JIRA Confluence Testplan Review
3+ yrs exp

CPU Full-chip Physical Integration Engineer

Apple Inc

Beaverton, OR 142 days ago
Actively hiring Confirmed live 2 days ago Low trust
Physical Design PnR Floorplanning EMIR DRC LVS STA TCL Perl RedHawk Calibre Conformal LP LEC Formal Verification CMOS DFM Power Grid SIGEM Analysis Layout Design Extraction
10+ yrs exp