3rd Party IP Engineering Program Manager

Apple Inc

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
Austin, TX
Posted
70 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

How this pay compares to similar roles

Similar $193k
$136k $249k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $155,361–$229,950.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · 3rd Party IP Engineering Program Manager

The 3rd Party IP Engineering Program Manager joins the Hardware Technology Engineering organization to orchestrate the integration of external custom IPs into custom silicon designs. This role involves coordinating with engineering teams, operations, legal, and third-party vendors to ensure that external IPs meet technical, quality, and schedule requirements. Key responsibilities include tracking silicon validation schedules, reviewing testplans, managing high-level milestones, and resolving technical issues through data-driven decision making. The position requires a strong technical background in analog and digital custom IP development, ASIC/SOC/VLSI designs, and post-silicon debug. Candidates must utilize knowledge of IP development processes, tools, and methodologies while leveraging programming languages like Python and Perl alongside project management tools such as Confluence and JIRA to manage complex dependencies and program risks.

What you'll do

  • Coordinate high-level milestones for IP development and integration with silicon engineering teams.
  • Drive resolution of technical and post-silicon issues between cross-functional teams and external IP providers.
  • Plan and track silicon validation schedules, testplan reviews, and specification sign-offs.
  • Coordinate weekly meetings with vendors and IP consumers to resolve technical and schedule issues.
  • Assemble regular project status presentations for cross-functional executive reviews.
  • Manage focused issue reporting, bug tracking, and communication of program risks.
  • Identify project risks, develop mitigation strategies, and facilitate conflict resolution.

What we're looking for

  • BS in an engineering field.
  • 10+ years of experience in Analog/Digital Circuit Design or working with Analog and/or Digital IP integration in ASIC/SOC/VLSI Designs.
  • Strong knowledge of the IP development process, tools, flows, methodologies, and silicon validation within a SOC life cycle.
  • Advanced skills in Technical Program or Project Management, or Functional Management experience (preferred).
  • Experience working with IP vendors or IP providers (preferred).
  • Post Silicon Debug skills (preferred).
  • Programming language experience in Python or Perl (preferred).
  • Familiarity with project management tools such as Confluence and JIRA (preferred).

More like this

Similar roles

3rd Party IP Engineering Program Manager

Apple Inc

Beaverton, OR 70 days ago
ASIC SoC VLSI Digital Circuit Design Silicon Validation Post Silicon Debug IP Integration Python Perl JIRA Confluence Project Management
10+ yrs exp

3rd Party IP Engineering Program Manager

Apple Inc

Beaverton, OR 101 days ago
ASIC SoC VLSI Digital Circuit Design Silicon Validation Post Silicon Debug IP Integration Python Perl JIRA Confluence Testplan Review
3+ yrs exp

3rd Party IP Engineering Program Manager

Apple Inc

Cupertino, CA 70 days ago $175,500–$311,700
ASIC SoC VLSI Digital Circuit Design Silicon Validation Post Silicon Debug IP Integration Python Perl JIRA Confluence
10+ yrs exp

3rd Party IP Engineering Program Manager

Apple Inc

Cupertino, CA 101 days ago $144,600–$263,800
ASIC SoC VLSI Digital Circuit Design Silicon Validation Post Silicon Debug Python Perl JIRA Confluence IP Integration
3+ yrs exp