Staff PCIe Analog Characterization Engineer

Arm Holdings

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Chandler, AZ
Salary
$198,100–$268,000 / yr
Posted
44 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $204k
This role $233k
$141k most similar roles pay here $282k

This role pays more than 76% of similar roles. Most pay $177,250–$231,737 — the shaded band above. At the midpoint, this role pays about $233k versus about $204k for comparable roles.

Based on 240 similar postings.

Employer

About Arm Holdings

Arm Holdings plc is a leading British semiconductor and software design firm, established in 1990 and recognized for developing energy-efficient processor architectures that power nearly all smartphones and a vast range of IoT and computing devices.

Arm Holdings currently has 105 open roles on FindRole.

Listed pay typically runs $209,100–$282,900 across 105 roles with salary data.

Most-posted roles

View all roles at Arm Holdings

At a glance

TL;DR · Staff PCIe Analog Characterization Engineer

As a Staff PCIe Analog Characterization Engineer, you will join an engineering-focused team to validate and characterize groundbreaking silicon products across PCIe Gen5 through Gen7. You will be responsible for the electrical validation and compliance testing of PCIe interfaces, ensuring they meet PCI-SIG requirements while delivering high performance. Your daily work involves conducting TX and RX compliance measurements, performing eye diagrams, jitter analysis, and equalization verification. You will also debug electrical, interoperability, and link training issues while developing comprehensive validation plans and technical reports. To succeed, you must possess expertise in high-speed serial interfaces, signal integrity, and the use of high-bandwidth oscilloscopes, BERTs, protocol analyzers, and network analyzers. Proficiency in Python or similar languages for test automation is also valued as you collaborate with multidisciplinary teams to solve complex engineering problems in high-speed I/O validation.

What you'll do

  • Conduct electrical compliance validation for PCIe TX and RX across Gen5, Gen6, and Gen7 devices.
  • Perform PCI-SIG compliance measurements using high-speed oscilloscopes, BERTs, and protocol analyzers.
  • Characterize high-speed interfaces and debug electrical, interoperability, and link training issues.
  • Develop comprehensive validation plans and provide detailed technical reports based on analysis results.
  • Identify root causes of hardware issues to drive product improvements across multiple engineering functions.
  • Support PCI-SIG Compliance Workshops and formal product qualification activities.

What we're looking for

  • 5+ years of experience validating high-speed serial interfaces with strong expertise in PCI Express.
  • Practical experience conducting PCIe TX and RX compliance testing including eye diagrams, jitter analysis, and equalization verification.
  • Strong understanding of PCIe architecture, link training, signal integrity, and high-speed electrical measurements.
  • Experience working with PCIe Gen5 is required; familiarity with Gen6 and Gen7 is highly preferred.
  • Proficiency using high-bandwidth oscilloscopes, BERTs, protocol analyzers, and network analyzers.
  • Experience working with PCIe conformance software and automated testing environments.
  • Programming or scripting experience with Python or similar languages for test automation (preferred).
  • Strong analytical, debugging, communication, and collaboration skills (preferred).

More like this

Similar roles

Senior Post-Silicon PCIe Characterization Engineer

Arm Holdings

Chandler, AZ 19 days ago $161,500–$218,500
PCIe C++ C Python Arm Assembly Linux Bare-Metal Post-Silicon Validation Characterization Signal Integrity Protocol Analyzers Automation SoCs High-Speed Interfaces
Hybrid

Staff DDR Analog Characterization Engineer

Arm Holdings

Chandler, AZ 44 days ago $198,100–$268,000
DDR LPDDR Signal Integrity Electrical Margining Timing Analysis Python Oscilloscopes Logic Analyzers Signal Generators JEDEC Silicon Characterization High-Speed Memory Interfaces Eye Diagrams Power Measurement Instrumentation

High Speed IO Validation Engineer

Amd

Santa Clara, CA 16 days ago $164,000–$246,000
PCIe Ethernet UALink CXL xGMI Python C/C++ Signal Integrity Power Integrity Oscilloscopes BERT Protocol Analyzers Silicon Validation Test Automation Compliance Testing Link Training Data Analysis
5+ yrs exp Hybrid

Senior HSIO Bench Test Engineer

Qualcomm

San Diego, CA 15 days ago $117,800–$176,600
SERDES PCIe USB4 UFS DP MIPI Signal Integrity Power Integrity Python C# Oscilloscopes J-BERT VLSI CMOS ASIC Test Automation Board Design
2+ yrs exp

Staff Engineer, High-Speed I/O Analog-Mixed Circuit

Samsung Semiconductor

San Jose, CA 65 days ago $163,000–$253,000
Analog Circuit Design Mixed-Signal Design SERDES PLL DDR LPDDR GDDR HBM CMOS Cadence MATLAB Simulink Tcl Perl Python EDA Tools Silicon Bring-up
10+ yrs exp

Staff Engineer, PCIe PHY/Link Analysis

Samsung Semiconductor

San Jose, CA 42 days ago $163,000–$253,000
PCIe NVMe C C++ UART JTAG ICE Logic Analyzers Signal Analyzers Protocol Analyzers CXL SAS SATA SI PI Firmware Embedded Systems
8+ yrs exp