Senior FPGA Modem and Physical Layer Development Engineer

Amazon Inc

Quick summary

Work type
On-site
Location
Austin, TXSunnyvale, CARedmond, WASan Diego, CA
Salary
$159,200–$215,300 / yr
Posted
2 days ago
Nearby
99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $170k
This role $187k
$135k most similar roles pay here $224k

This role pays more than 77% of similar roles. Most pay $152,000–$187,250 — the shaded band above. At the midpoint, this role pays about $187k versus about $170k for comparable roles.

Based on 240 similar postings.

Employer

About Amazon Inc

Amazon Inc. is the world''s largest e-commerce and cloud computing company, operating the Amazon marketplace, AWS cloud platform, Prime subscription services, Alexa voice AI, and logistics infrastructure. Industry: E-Commerce & Cloud Computing

Amazon Inc currently has 321 open roles on FindRole.

Listed pay typically runs $143,700–$194,400 across 304 roles with salary data.

Most-posted roles

View all roles at Amazon Inc

At a glance

TL;DR · Senior FPGA Modem and Physical Layer Development Engineer

Role Posting Log in to save

As a Senior FPGA Modem and Physical Layer Development Engineer at Amazon Leo, you will join the cutting-edge hardware development team to design high-performance FPGA solutions for next-generation modem systems from Low Earth Orbit (LEO) satellites. Your primary responsibilities include end-to-end RTL development, system integration with digital communications and RF teams, cross-functional collaboration across HW, FW, and SW domains, architectural trade-offs optimization, and lab-based silicon validation using advanced signal generators and analyzers. You will work extensively with System Verilog/Verilog/VHDL on Xilinx/AMD or Intel/Altera FPGAs to create ultra-reliable low-latency, high-throughput physical layer solutions for 5G systems.

Skills

SystemVerilog VHDL Xilinx AMD_FPGA Intel_Altera_FPGA RF_front_end ARM_FPGA_SoC Physical_Layer_Design High_Speed_Signal_Generators Signal_Analyzers C C++ Low_Level_Drivers Hardware_In_The_Loop_Testing RTL_Development

What you'll do

  • Design and implement RTL code for FPGA-based signal processing through the full development lifecycle.
  • Develop complex logic functions such as signal detection, synchronization, channel coding, beamforming, and massive MIMO processing.
  • Optimize FPGA resources to balance cost, size, power consumption, and performance for 5G requirements.
  • Conduct lab-based silicon validation using high-speed signal generators and analyzers to ensure modem reliability.
  • Collaborate with cross-functional teams to integrate FPGA systems with RF front-ends and networking stacks.

What we're looking for

  • 7+ years of experience in FPGA design and implementation using System Verilog/Verilog/VHDL.
  • Hands-on experience with Xilinx/AMD or Intel/Altera FPGAs.
  • Experience in RTL coding, debug, performance analysis, power optimization, and area trade-offs.
  • Proven ability to collaborate across HW, FW, SW teams for system integration and validation.
  • Experience building wireless modems on ARM/FPGA SoCs with Physical Layer designs.

Related searches

More Sr. FPGA Modem and Physical Layer Development Engineer jobs Sr. FPGA Modem and Physical Layer Development Engineer jobs in Austin All jobs at Amazon Inc

More like this

Similar roles

Lead ASIC Design Engineer

Amazon Inc

San Diego, CA +1 2 days ago $159,200–$215,300
RTL Verilog SystemVerilog VHDL SoC IP integration Ethernet SERDES LPDDR5/6X Arm CPU 3rd party IP blocks low power design DFT synthesis STA physical design deep sub-micron nodes communication systems wireless communications serial protocols SPI I2C I3C UART
Save

Senior FPGA Engineer, Direct to Device

Amazon Inc

Redmond, WA 2 days ago $151,200–$204,600
Python C++ System Verilog Linux Unix Xilinx FPGAs AMD FPGAs AXI4 AXI Streaming High speed networking SerDes 50G/100G Ethernet Interlaken Phased array antennas RF systems FPGA optimization RTL coding Simulation Validation
Save

Senior FPGA Engineer, LEO Payload FPGA

Amazon Inc

Redmond, WA 2 days ago $159,200–$215,300
Verilog SystemVerilog Vivado Libero SoC ModelSim Python TCL PCIe DDR Ethernet Git UVM DO-254 Versal ACAP IGLOO2
Save

Lead ASIC Modem Design Engineer

Amazon Inc

Sunnyvale, CA +1 2 days ago $159,200–$215,300
SystemC UVM DPI-C RTL DSP Matlab Verilog VHDL Linux Python Git CI/CD FPGA ASIC PowerPC Xilinx Cadence Synopsys Tapeout
Save

ASIC Modem Design Engineer

Amazon Inc

San Diego, CA 2 days ago $136,000–$184,000
RTL UVM SystemC DPI-C DSP MATLAB Verilog VHDL ASIC CMOS Linux Git CI/CD Python PostgreSQL
Save

FPGA Engineer

Amazon Inc

Redmond, WA 2 days ago $117,300–$160,000
Python System Verilog UVM Xilinx AMD FPGAs RTL coding CDC RDC AXI4 AXI Streaming CI/CD HDL simulation HIL testing FPGA optimization ASIC design
Save