SOC Design Engineer, ASIC Tools and Methodology Development

Nvidia

Hybrid Actively hiring Verified listing
Austin, US Posted 10 days ago $116,000–$189,750 / year
View original post Log in to save

At a glance

AI generated

TL;DR

NVIDIA seeks an SOC Design Engineer with extensive hardware design expertise to join its pioneering team. This role involves developing and deploying in-house tools and workflows for engineering units across NVIDIA, taking ownership of verification tools for common design blocks used in all products. The engineer will act as a DevOps specialist by creating new features and maintaining efficient operations for automated RTL generation, ensuring seamless integration into various IP development environments. Ideal candidates possess a Bachelor’s or Master’s degree in Electrical or Computer Engineering, with 3+ years of experience in digital design concepts using Verilog, Python, Perl, Unix/Linux shell scripting, and Makefiles. Strong collaboration skills and prior experience in ASIC verification, clocks/resets design, CDC flows, and backend processes are highly valued as NVIDIA continues to innovate at scale for global impact.

Skills

Verilog Python Perl Unix/Linux Makefiles CI/CD

What you'll do

  • Develop and deploy in-house tools for engineering business units at NVIDIA.
  • Own the verification of common design blocks used across all NVIDIA products.
  • Act as a DevOps engineer for automated RTL generation processes.
  • Build new workflows to ensure smooth integration into IP development environments.
  • Maintain efficient operations for existing users in automated RTL generation.

What we're looking for

  • Bachelor’s or Master’s degree in Electrical Engineering or Computer Engineering.
  • 3+ years of experience in hardware design and methodology.
  • Solid understanding of digital design concepts with Verilog experience.
  • Proficiency in Python and/or Perl scripting.
  • Experience with Unix/Linux shell scripting and Makefiles.
  • Strong collaboration skills for multi-functional teams.

Market check

Salary context

This $116,000–$189,750 range sits above 21% of similar postings on FindRole.

Peer median band

$152,000–$221,800

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$158,400–$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 801 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 797 roles with salary data.

Most-posted roles

View all roles at Nvidia

More like this

Similar roles

CAD Engineer - SOC Design Methodology

Nvidia

Us, Ca, Santa Clara, US 94 days ago $136,000–$218,500
C++ Python Perl CI/CD EDA tools SOC integration workflows Kubernetes Docker Git Jenkins PostgreSQL MESON Terraform AWS Azure GCP

Senior SOC Design Engineer

Nvidia

Us, Ca, Santa Clara, US 31 days ago $136,000–$218,500
Python Perl RTL EDA tools SOC integration Design automation flows Synthesis Padring Physical design

SOC Verification and Methodology Engineer

Qualcomm

San Diego, Ca,Us, US 50 days ago $115,600–$173,400
SystemVerilog UVM Assertions Coverage-Based_Verification Test_Planning Tapeout SOC_Architecture ARM_Knowledge DSP AMBA_Bus DDR GPU Multimedia SBSA UCIe CXL Pre-Silicon_Emulation Power_Design Perl Python Formal_Verification

SOC Verification and Methodology Engineer

Qualcomm

San Diego, Ca,Us, US 24 days ago $98,500–$147,700
SystemVerilog UVM Assertions Coverage-based Verification Test Planning Tapeout Perl Python Formal Verification ARM Architecture SOC Architecture DSP AMBA Bus DDR GPU Multimedia SBSA Heterogeneous Multi-die System D2D Interfaces Pre-silicon Emulation

ASIC Design Engineer

Qualcomm

Santa Clara, Ca,Us, US 79 days ago $126,700–$190,100
Python Perl AMBA AHB APB AXI PCIe USB CoreSight AI/ML DFT FPGA CDC Clocking_architecture NoC

Digital ASIC Design Engineer

Qualcomm

San Diego, Ca,Us, US 22 days ago $98,500–$147,700
Verilog SystemVerilog VHDL Python Perl RTL SoC ASIC Clock_design Power_related_features Design_verification Simulation Scripting_languages Automation_tools