Silicon Validation Engineer

Cisco

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$167,700–$245,200 / yr
Employment
Full-time
Posted
3 days ago
Freshness
Confirmed live yesterday
Closes
Nov 30, 2026

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $201k
This role $206k
$143k $256k
below market most similar roles pay here above market

This role pays more than 54% of similar roles. Most pay $173,381–$229,612 — the blue band above. At the midpoint, this role pays about $206k versus about $201k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 288 open roles on FindRole.

Listed pay typically runs $167,700–$245,200 across 225 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · Silicon Validation Engineer

JOB TITLE: Silicon Validation Engineer The Silicon One team seeks a Silicon Validation Engineer to develop and maintain ASIC APIs and SDKs. You will work on hardware platforms for switching, routing, and wireless products. Your daily responsibilities include delivering scalable updates for emulation, bring-up, and feature work while owning tasks to extend verification and test capabilities. You will write Python and TCL scripts to exercise ASIC features and measure performance in emulation environments. Additionally, you will verify functionality through structured tests, debug failures with design partners, and use lab automation tools like Spirent and IXIA to confirm behavior once silicon arrives. The role requires proficiency in C, C++, and Linux kernel drivers, specifically focusing on the technical challenges of ASIC bring-up and hardware validation within the AI era.

What you'll do

  • Develop and maintain ASIC APIs and SDKs using C and C++.
  • Write Python and TCL scripts to exercise ASIC features and measure performance.
  • Verify ASIC functionality and performance through structured emulation tests.
  • Debug failures and drive issues to resolution with design and software partners.
  • Perform silicon validation using lab automation and traffic-generation tools like Spirent and IXIA.
  • Maintain alignment between emulation environments, test plans, and silicon milestones.

What we're looking for

  • Bachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 1 year of related experience.
  • Prior experience with software design skills using C or C++.
  • Prior experience with writing drivers or SDK for ASICs.
  • Prior experience with scripting languages such as Python or TCL.
  • Prior experience working with Emulator or ASIC bring up environments.
  • Prior experience in overall architecture of software systems: Linux kernel drivers (PCIE or I2C) (preferred).
  • Prior experience with troubleshooting or debugging skills (preferred).
  • Prior experience with test equipment automation like IXIA or Spirent (preferred).

More like this

Similar roles

Silicon Validation Engineer

Nvidia

Santa Clara, CA 19 days ago
ASIC Validation Silicon Bring-up System-level Debug PVT STA Signal Integrity PCIe Firmware AI/ML LLM Telemetry Data-driven Workflows HPC Observability Systems
4+ yrs exp Hybrid

Silicon Validation Engineer

Apple Inc

San Francisco, CA 177 days ago $129,300–$225,300
DDR Silicon Validation Python Perl MATLAB FPGA JTAG SPI Signal Integrity Power Integrity Oscilloscope Logic Analyzer BERT ATE SoC Architecture Test Automation

Silicon Validation Engineer

Apple Inc

San Francisco, CA 44 days ago $184,700–$324,800
SerDes NRZ PAM CTLE DFE FFE CDR Oscilloscope BERT USB PCIe DisplayPort Signal Integrity Python ATE
10+ yrs exp

Silicon Validation Engineer

Apple Inc

San Francisco, CA 44 days ago $184,700–$324,800
DDR Memory Validation Signal Integrity Power Integrity Python Perl MATLAB FPGA JTAG SPI Oscilloscope Logic Analyzer BERT SoC Architecture ATE Mixed-Signal Data Analysis Scripting
10+ yrs exp

Silicon Validation Engineer

Apple Inc

San Francisco, CA 130 days ago $129,300–$225,300
SerDes NRZ PAM CTLE DFE FFE CDR Python USB PCIe DisplayPort Oscilloscope BERT Signal Integrity ATE PVT Mixed Signal SoC Lab Characterization

Silicon Validation Engineer

Apple Inc

Los Angeles, CA 44 days ago $175,000–$308,500
SerDes NRZ PAM CTLE DFE FFE CDR Oscilloscope BERT USB PCIe DisplayPort Signal Integrity Python ATE
10+ yrs exp