Radiation Effects & RAS Silicon Architect

Amd

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
San Jose, CA
Salary
$166,400–$249,600 / yr
Posted
8 days ago
Freshness
Confirmed live yesterday
Closes
Sep 3, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $209k
This role $208k
$154k most similar roles pay here $266k

This role pays less than 53% of similar roles. Most pay $177,250–$240,000 — the shaded band above. At the midpoint, this role pays about $208k versus about $209k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Radiation Effects & RAS Silicon Architect

As a Radiation Effects & RAS Silicon Architect within the Advanced Architecture, Technology & Verification Group, you will contribute to FPGA and SoC architecture definition with a specific focus on radiation effects and reliability. You will be responsible for developing solutions for Single Event Effects including SEU, SEL, and SEFI while defining SEE PDKs, test vehicles, and system-level hardening solutions. Your daily work involves analyzing semiconductor technology scaling impacts on radiation sensitivity and building predictive models for next-generation performance, power, and cost trade-offs. You will utilize knowledge of IC Design, Solid State Physics, and FPGA/SoC architecture to address challenges in the terrestrial and space markets. This role requires expertise in radiation effects such as TID and the ability to collaborate with silicon technology and marketing teams to ensure robust hardware for aerospace and automotive applications.

What you'll do

  • Develop industry-leading solutions for Single Event Effects (SEE) using IC Design and Solid State Physics fundamentals.
  • Define and develop SEE Product Design Kits (PDKs), test vehicles, and system-level radiation hardening solutions.
  • Contribute to the architecture definition of XQR/Space-grade FPGA and SoC products including RAS specifications.
  • Analyze how semiconductor technology scaling impacts radiation sensitivity in modern silicon.
  • Build predictive models for next-generation radiation performance, power, and cost trade-offs.
  • Evaluate test vehicles at the FPGA level to ensure reliability in terrestrial and space markets.

What we're looking for

  • Master's or PhD degree in Electrical Engineering, Applied Physics, or equivalent.
  • Deep knowledge of radiation effects (SEU, SEL, SEFI, TID) and underlying physics.
  • Knowledge of FPGA and SoC architecture, implementation, and software tools.
  • Experience with advanced silicon process technologies and architectures at a leading semiconductor company.
  • Ability to apply IC Design and Solid State Physics fundamentals to develop SEE solutions.
  • Strong analytical and problem-solving skills.
  • Excellent communication skills and experience collaborating across different sites and timezones.
  • Willingness to travel to worldwide test facilities and development consortia.

More like this

Similar roles

Senior SoC Architect, RAS

Nvidia

Santa Clara, CA +2 9 days ago $184,000$287,500
SoC Architecture RAS RTL SystemC C++ Python Silicon Validation Fault Injection ECC Design for Test Design for Debug Functional Safety Verification Memory Systems Interconnects
8+ yrs exp

Senior SOC/ASIC Physical Design Engineer

SpaceX

Austin, TX 108 days ago
ASIC SOC Physical Design RTL2GDSII Static Timing Analysis STA Floorplanning Place and Route DFT Scan MBIST LBIST FinFET CMOS Python TCL Perl Bash Makefile EDA Tools
5+ yrs exp

Director FPGA Silicon Design Engineering

Amd

San Jose, CA 11 days ago $248,800$373,200
FPGA SoC Chiplet RTL Partial Reconfiguration Bitstream Silicon Architecture Memory Hierarchy High-Speed Interconnects Synthesis Place-and-Route System Integration Debug Observability

Principal Silicon Architect

Microsoft

Mountain View, CA +4 9 days ago $142,800$274,800
ASIC SoC Network-on-Chip (NoC) Memory Hierarchy Interconnect Subsystems Pre-silicon Validation Post-silicon Bring-up Performance Modeling Silicon Engineering RAS Die-to-die Interconnect Telemetry Boot/Reset Debug
8+ yrs exp

Principal Silicon Systems Architect

Microsoft

45 days ago $165,600$296,400
SoC System Architecture Silicon Roadmap AI CPU GPU NPU Memory Power Management Performance Analysis System Modeling Firmware Heterogeneous Compute Security
10+ yrs exp

Principal Silicon Performance Architect

Microsoft

81 days ago $165,600$296,400
C++ Python AI Inference Micro-architecture Performance Modeling Simulation GPU Compiler Runtime Model Serving Bottleneck Analysis Experimental Design Automation
8+ yrs exp