EDA Engineer

SpaceX

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Redmond, WAIrvine, CA
Salary
$125,000–$150,000 / yr
Posted
105 days ago
Freshness
Confirmed live today

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $186k
This role $138k
$113k $237k
below market most similar roles pay here above market

This role pays less than 86% of similar roles. Most pay $155,000–$217,637 — the blue band above. At the midpoint, this role pays about $138k versus about $186k for comparable roles.

Based on 240 similar postings.

Employer

About SpaceX

SpaceX designs, manufactures, and launches advanced rockets and spacecraft with the mission of enabling humans to become a multi-planetary species. It operates the Falcon 9, Falcon Heavy, and Starship launch vehicles, as well as the Starlink satellite internet constellation.

SpaceX currently has 851 open roles on FindRole.

Listed pay typically runs $130,000–$165,000 across 590 roles with salary data.

Most-posted roles

View all roles at SpaceX

At a glance

TL;DR · EDA Engineer

The EDA Engineer (RFIC Engineering) joins the team to support and improve the IC design environment for silicon design, layout, verification, physical design, and methodology teams. This role focuses on maintaining reliable EDA tools, reproducible PDK and flow usage, and designer productivity across analog, RF, mixed-signal, and digital silicon workflows. Key responsibilities include triaging production issues, building lightweight automation, maintaining documentation, and supporting PDK installation and qualification. The engineer will utilize technologies including Cadence Virtuoso, Spectre, Siemens Calibre, and Synopsys tools. Required skills include Linux proficiency and scripting in Python, Tcl, Shell, Perl, Makefile, or SKILL. The position addresses the technical challenge of ensuring robust, scalable, and automated design flows for complex satellite broadband internet hardware and integrated circuit development.

What you'll do

  • Support day-to-day EDA/CAD workflows for RFIC and silicon engineering teams including tool launch and environment setup.
  • Manage analog/RF/mixed-signal specific flows using tools like Virtuoso and Spectre.
  • Handle PDK installation, qualification, version tracking, and deployment support for foundry processes.
  • Triage DRC, LVS, PEX, and simulation issues using reproducible debug practices.
  • Build lightweight automation using Python, Tcl, SKILL, or shell for log collection and regression reporting.
  • Create and run QA tests for PDK updates, tool upgrades, and flow changes before broad deployment.
  • Maintain clear runbooks and documentation for common EDA flows and user errors.
  • Convert recurring support issues into durable flow changes, automation, or vendor escalations.

What we're looking for

  • Bachelor's degree in electrical engineering, computer engineering, or computer science.
  • 2+ years of experience in EDA/CAD support, IC design flow development, silicon design, physical verification, verification infrastructure, and/or CAD automation.
  • Must be a U.S. citizen, national, lawful permanent resident, refugee, asylee, or eligible for required Department of State authorizations.
  • Master’s degree in electrical engineering, computer engineering, computer science, or a related technical field (preferred).
  • Hands-on experience using or supporting at least one major EDA flow such as Cadence Virtuoso/Spectre, Siemens Calibre, or Synopsys/Cadence digital tools (preferred).
  • Practical Linux and scripting experience with Python, shell, Tcl, Perl, Makefile, SKILL, or similar languages (preferred).
  • Experience with Cadence Virtuoso, ADE Explorer/Assembler, Spectre, SKILL, design libraries, CDF, techfiles, or analog/RF/mixed-signal design flows (preferred).
  • Experience with Siemens Calibre DRC/LVS/PEX/xRC, Synopsys ICV/StarRC, Cadence Pegasus/Quantus, or related physical verification/extraction tools (preferred).

More like this

Similar roles

EDA Engineer

SpaceX

Irvine, CA +1 105 days ago $125,000–$150,000
Cadence Virtuoso Spectre Siemens Calibre Python Tcl SKILL Perl Shell Makefile DRC LVS PEX RFIC IC Design Linux HPC Slurm LSF Perforce Cliosoft STA Synthesis Power Analysis Formal Lint Regression ADS HFSS FlexNet
2+ yrs exp

RFIC Design Engineer

SpaceX

Redmond, WA +1 98 days ago $125,000–$160,000
RFIC Design CMOS SiGe Spectre ADS HFSS Momentum Floor Planning Phase-Locked Loops Vector Modulators QPSK APSK QAM Spectrum Analyzers Vector Signal Analyzers Network Analyzers Ku-band K-band Ka-band
2+ yrs exp

RFIC Design Engineer

SpaceX

Irvine, CA +1 98 days ago $125,000–$160,000
RFIC Design CMOS SiGe Spectre ADS HFSS Momentum Floor Planning Phase-Locked Loops QPSK APSK QAM Spectrum Analyzers Vector Signal Analyzers Network Analyzers
2+ yrs exp

Senior RFIC Design Engineer

SpaceX

Redmond, WA +2 98 days ago $165,000–$270,000
RFIC Design Analog IC CMOS SiGe Spectre ADS HFSS Momentum Floor Planning QPSK APSK QAM Ku-band K-band Ka-band Spectrum Analyzer Vector Signal Analyzer Network Analyzer DSP Modem Phase-Locked Loops Power Amplifiers Filters Mixers
5+ yrs exp

Senior RFIC Design Engineer

SpaceX

Palo Alto, CA +2 98 days ago $175,000–$280,000
RFIC Design CMOS SiGe Spectre ADS HFSS Momentum Floor Planning Phase-Locked Loops Vector Modulators Mixers Filters Power Amplifiers QPSK APSK QAM Spectrum Analyzers Vector Signal Analyzers Network Analyzers Ku-band K-band Ka-band
5+ yrs exp

RFIC Design Engineer

Apple Inc

Sunnyvale, CA 40 days ago $184,700–$324,800
RFIC Analog Design Mixed-Signal RF Circuit Design Cadence Virtuoso Spectre RF Matlab EM Simulation HFSS EMX RFCMOS PLL VCO DCO LOGen Mixers Baseband Filters Silicon Characterization
10+ yrs exp