CPU Top-Level Design Verification Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: —
Salary: $129,300–$194,700 / yr
Posted: 15 days ago
Freshness: Confirmed live yesterday

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $198k

This role $162k

$116k most similar roles pay here $254k

This role pays less than 80% of similar roles. Most pay $173,867–$223,000 — the shaded band above. At the midpoint, this role pays about $162k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Top-Level Design Verification Engineer

Role Posting Log in to save

As a CPU Top-Level Design Verification Engineer, you will join a chip design team focused on high performance and low power processor designs. You will own the verification methodology, tools, and flow while collaborating with RTL designers and verification engineers to define effective strategies for complex processor architectures. Your daily responsibilities include developing test plans, test benches, and environments, as well as creating tests in assembly and C/C++. You will also develop coverage monitors, analyze coverage gaps, and manage large-scale random regression suites to ensure verification closure. The role requires proficiency in SystemVerilog, Python, and C/C++ for automation and tool development. Key technical domains include processor design, instruction set architectures, pipeline design, cache hierarchies, memory systems, and RTL development with a focus on timing closure and power-aware design techniques.