CPU Performance Modeling Engineer (Multiple Levels)

Qualcomm

Actively hiring
Austin, TX · Santa Clara, CA Posted 24 days ago $148,300$222,500 / year

At a glance

AI generated

TL;DR

As a Senior CPU Performance Modeling Architect at Qualcomm Technologies' Engineering Group, you will join the CPU Architecture team to design and enhance high-performance, low-power CPUs. Your daily responsibilities include contributing innovative ideas for advanced CPU performance features, conducting detailed explorations, and modeling these features. You will collaborate closely with RTL and design teams to assess implementation costs and improve product efficiency. Key tasks involve analyzing workloads to identify bottlenecks, performing self-guided simulation studies of design alternatives, and maintaining the architectural performance model. Proficiency in C and C++, along with scripting languages like Perl or Python, is essential, as is a deep understanding of CPU architecture components such as fetch, decode, branch prediction, and caches. This role requires experience in performance modeling environments and knowledge of OS internals and compiler technology for optimal productivity.

Skills

C C++ Python Perl CPU_architecture RTL performance_modeling simulation_environment workload_analysis performance_benchmarks scripting_languages

What you'll do

  • Analyze workloads to identify performance bottlenecks and opportunities.
  • Perform self-guided simulation studies of design alternatives for CPUs.
  • Write and maintain features in the CPU architectural performance model.
  • Collaborate with RTL team to assess implementation costs for new features.
  • Work with performance team to improve the simulation environment productivity.

What we're looking for

  • Bachelor's degree in a relevant field and 4+ years of related engineering experience.
  • Master's degree in a relevant field and 3+ years of related engineering experience.
  • PhD in a relevant field and 2+ years of related engineering experience.
  • Proficiency in CPU architecture, including fetch, decode, branch prediction, etc.
  • Experience with performance modeling and simulation environments.
  • Strong programming skills in C/C++ and scripting languages like Perl or Python.
  • Ability to analyze workloads and identify performance bottlenecks.

Market check

Salary context

This $148,300–$222,500 range sits above 48% of similar postings on FindRole.

Peer median band

$148,800$226,000

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$148,286$225,350

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 595 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 540 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

CPU Performance Modeling Engineer (RISC-V)

Qualcomm

Cupertino, CA 24 days ago $142,200$213,400
C C++ Python Perl CPU_architecture RTL performance_modeling simulation_environment workload_analysis performance_benchmarks OS_internals compiler_technology

CPU Software Architecture Sr. Staff Engineer

Qualcomm

San Diego, CA 109 days ago $162,600$244,000
C C++ ARM RISC-V RTOS J-TAG ICE SPI I2C PCIe CAN Ethernet USB UFS GIC PLIC Linux_kernel Firmware_development Driver_development Multi-core_CPUs Memory_consistency Messaging_systems Virtualization Security Super_Scalar_Architectures

CPU Software Architecture Staff Engineer

Qualcomm

San Diego, CA 27 days ago $134,800$202,200
C C++ ARM assembly Linux RTOS Zephyr RTOS ARMv9 ARMv8 Performance Optimization Open-Source Development Tools Software Architecture Debugging Code Reviews Regression Testing Collaboration HW Design Collaboration RISC-V

Data Cache & Coherent Interconnect Architect/Engineer (Multiple Levels)

Qualcomm

Austin, TX 24 days ago $154,000$252,800
C/C++ Verilog SystemVerilog CHI ACE Cache coherence protocols Data caches Coherent interconnects Processor architecture Micro-architecture IP development Performance analysis SoC integration System-level performance modeling