Circuit Design Engineer, Power Modeling and Simulation - New College Grad 2026

Nvidia

Actively hiring
Santa Clara, US Posted 15 days ago $116,000–$189,750 / year
View original post Log in to save

At a glance

AI generated

TL;DR

Join NVIDIA’s Circuits Solutions Group as a Circuit Design Engineer in Power Modeling and Simulation, where you will contribute to the design of innovative power delivery and management solutions for cutting-edge processor designs. Your daily tasks include modeling and simulating analog and digital circuits across various abstraction levels, from die-level PDNs to platform-wide systems, ensuring reliability and performance through detailed block-level and system-level simulations. You’ll also mentor junior team members and collaborate globally on projects that push the boundaries of deep submicron technologies. Ideal candidates hold a Master’s or PhD in Electrical or Computer Engineering with expertise in electromagnetic simulation tools like ANSYS or Sigrity, along with proficiency in Matlab/Simulink, Simplis, Spice, VerilogAMS, and industry-standard EDA tools such as Cadence Virtuoso and Allegro. Additional experience with scripting languages and automation methods is highly beneficial.

Skills

Matlab Simulink Simplis Spice VerilogAMS HSpice Spectre Primesim XACT Cadence_Virtuoso Allegro Perl Tcl Python Skill ANSYS Sigrity

What you'll do

  • Participate in innovative Processor design using deep submicron technologies.
  • Design power delivery and management solutions for global circuits teams.
  • Model and simulate analog and digital circuits across various environments.
  • Simulate power delivery networks from die to platform levels comprehensively.
  • Conduct detailed block-level and system-level simulations for reliability.
  • Mentor junior team members on technical aspects of circuit design.

What we're looking for

  • Master's or PhD in Electrical or Computer Engineering required.
  • Experience with industry-standard electromagnetic simulation tools like ANSYS or Sigrity.
  • Expertise in modeling and simulating complex power delivery networks for CPU/GPU.
  • Proficiency in using Matlab/Simulink, Simplis, Spice, VerilogAMS, and other circuit simulation tools.
  • Familiarity with Cadence Virtuoso, Allegro, HSpice, Spectre, Primesim, XA, and related EDA tools.
  • Hands-on experience simulating digital and analog circuits and control loops preferred.

Market check

Salary context

This $116,000–$189,750 range sits above 35% of similar postings on FindRole.

Peer median band

$135,900–$210,000

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$147,212–$203,725

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 801 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 797 roles with salary data.

Most-posted roles

View all roles at Nvidia

More like this

Similar roles

Circuit Design Engineer - New College Grad 2026

Nvidia

Us, Ca, Santa Clara, US 86 days ago $116,000–$189,750
SPICE Perl Tcl Make DRC LVS EM/IR noise high sigma variation automation algorithms scripting simulation tools deep submicron process issues standard cell libraries custom ROMs flip flops level shifters math cells register files SRAM

Senior Circuit Methodology Engineer

Nvidia

Us, Ca, Santa Clara, US 17 days ago $168,000–$264,500
Python Perl LSF Slurm Cadence Synopsys Virtuoso Custom Compiler CI/CD EDA Docker Kubernetes Prometheus Grafana Git Jenkins

Signal and Power Integrity Engineer - New College Grad 2026

Nvidia

Us, Ca, Santa Clara, US 17 days ago $116,000–$189,750
SIMPLIS PowerSI ANSYS HFSS ANSYS Q3D ANSYS SIwave Ansys 2D Python Scripting Electromagnetics Transmission_line_theory Signal_processing Power_integrity Die_package_board_decoupling Regulator_modeling On_die_current_di_dt_control Dynamic_clocking_throttling Package_board_PDN_guidelines Post_layout_PI_extractions