Careers
Quick summary
- Work type
- On-site
- Location
- San Diego, CA
- Posted
- 59 days ago
- Closes
- Oct 5, 2026
- Nearby
- 99+ roles within 25 mi
Market check
Salary context
How this pay compares to similar roles
This listing doesn't post a salary. Most similar roles pay $152,037–$208,800.
Based on 238 similar postings.
Employer
About Qualcomm
Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.
Qualcomm currently has 558 open roles on FindRole.
Listed pay typically runs $154,000–$231,000 across 401 roles with salary data.
Most-posted roles
- Careers 138
- GPU Software Engineer 3
- Sr Wireless Systems Engineer 3
- Datacenter Software Program Manager 2
- Embedded NPU Software Engineer, Senior 2
At a glance
TL;DR · Careers
The Mixed-Signal IP team at Qualcomm is seeking an experienced RTL and ASIC design engineer to join their dynamic cross-functional group focused on developing next-generation mixed-signal IPs like DACs, ADCs, and PLLs for integration into various Qualcomm products. In this role, you will architect and define the digital design of complex IP blocks in collaboration with system architecture and analog teams, implementing RTL and enhancing power, performance, and area (PPA) through advanced techniques. You will utilize industry-standard tools such as VCS, Fusion Compiler, PrimeTime, and Power Compiler for lint checking, CDC analysis, DFT, synthesis, formal verification, and static timing analysis. Additionally, you will create comprehensive design documentation, collaborate with the DV team to verify designs, support physical design teams in floorplanning and placement, and assist with SoC integration and debug. The ideal candidate has a Master’s degree in Electrical or Computer Engineering, 3+ years of experience in RTL and ASIC design, and proficiency with front-end ASIC design tools.
What you'll do
- Define and architect digital design of Mixed-Signal IPs like DACs, ADCs, and PLLs.
- Develop micro-architecture and implement RTL for complex mixed-signal IP blocks.
- Enhance power, performance, and area (PPA) using advanced ASIC design techniques.
- Utilize industry-standard tools for lint checking, CDC analysis, DFT, synthesis, FV, and STA.
- Design and analyze DFT logic including ATPG for SAF and TDF coverage.
- Collaborate with PD team to support floorplanning, placement, and timing closure of IPs.
What we're looking for
- 3+ years of experience in RTL and ASIC design.
- Proficiency with industry-standard front-end ASIC design tools like VCS, Fusion Compiler, PrimeTime, Power Compiler (PTPX), DFT Compiler, Spyglass.
- Master’s degree in Electrical Engineering, Computer Engineering, or related field.
- Experience developing micro-architecture and implementing RTL for complex mixed-signal IP blocks.
- Strong understanding of power, performance, and area (PPA) optimization techniques.
- Collaboration with design verification and physical design teams on test plans and timing closure.
Related searches
More like this
Similar roles
Careers
Qualcomm