Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: Next Gen CPU Power Management RTL Design Engineer Remove filter Clear all

1 of up to 20 (filtered)

Next Gen CPU Power Management RTL Design Engineer

Amd

Santa Clara, CA 15 days ago $166,400–$249,600
Actively hiring Confirmed live yesterday High trust Competitive pay
Verilog SystemVerilog C C++ RTL Design Microarchitecture Power Management Clock Domain Crossing DVFS Firmware Silicon Validation Lint CDC Analysis Digital Design Low-power Design
Save