Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: Senior Logic Design Engineer Remove filter Location: Santa Clara Remove filter Clear all

1 of up to 20 (filtered)

Senior Logic Design Engineer, Cache Coherent Interconnects

Nvidia

Santa Clara, CA +1 177 days ago $136,000–$218,500
Actively hiring Confirmed live 2 days ago Trusted Competitive pay
Verilog RTL ASIC Design Flow Logic Synthesis Timing Closure Computer Architecture Cache Coherency high speed interconnects DFT Floor-planning ECO Lab Debug
5+ yrs exp Hybrid
Save