Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

1 of up to 20 (filtered)

Senior Staff ASIC Design Engineer

Amd

San Jose, CA 53 days ago $200,000–$300,000
Actively hiring Confirmed live today High trust Above market
Verilog System Verilog UVM Python Tcl Perl Shell RTL Design DFT Static Timing Analysis Synthesis place-and-route FPGA PCIe Serdes HBM Synopsys DC Compiler Primetime VCS Cadence Virtuoso