Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

1 of up to 20 (filtered)

SerDes RTL Design Engineer

Amd

San Jose, CA 22 days ago $166,400–$249,600
Actively hiring Confirmed live today High trust Competitive pay
RTL Verilog System Verilog SerDes PMA PCS Python Perl TCL CMOS Static Timing Analysis LINT CDC RDC Digital Signal Processing Low Power Design Mixed Signal Design PPA Analysis
Hybrid