Principal Engineer, System Power for Advanced 2.5D/3D High-Performance Compute

Qualcomm

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$192,000–$288,000 / yr
Posted
3 days ago
Closes
Dec 27, 2026

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $207k
This role $240k
$149k most similar roles pay here $303k

This role pays more than 78% of similar roles. Most pay $177,287–$235,750 — the shaded band above. At the midpoint, this role pays about $240k versus about $207k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 533 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 513 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Principal Engineer, System Power for Advanced 2.5D/3D High-Performance Compute

The Qualcomm Memory Design/Technology Team is seeking a senior-level engineer to join their System PDN and power modeling group, where the candidate will assess and optimize high-performance chip and across-chiplet PDN architecture for robust computing and low-noise performance in applications like cloud, compute, mobile, and IoT. Day-to-day responsibilities include developing and validating models for power density under various workloads, identifying critical power scenarios within packaging constraints, and simulating system power behavior on different scenarios. The role requires expertise in EDA tools such as Voltus, Redhawk, SPICE, and Virtuoso, along with knowledge of signal and power integrity, chiplets, PMIC architecture, and thermal modeling. Candidates should have a Master's or Ph.D. in Electrical Engineering and experience in PDN optimization, decoupling capacitance placement, and power modeling for high-performance computing systems.

What you'll do

  • Develop and optimize PDN memory and computing architectures for high-performance applications.
  • Validate power and power density models under various workloads for multiple modules.
  • Identify critical power scenarios and propose solutions within packaging constraints.
  • Simulate system power behavior across different operational states using EDA tools.
  • Floorplan 2.5/3D PDN designs considering manufacturing, testability, and performance factors.
  • Develop and utilize optimal control mechanisms for power switches in chip design.

What we're looking for

  • Experience in PDN and power modeling for high-performance chips.
  • Proficiency in EDA tools like Voltus, Redhawk, SPICE, Virtuoso.
  • Knowledge of signal and power integrity, chiplets, and PMIC architecture.
  • Ability to develop models for power density under various workloads.
  • Familiarity with thermal modeling and hotspot mitigation techniques.

More like this

Similar roles

Senior Staff Engineer, Post-Silicon GPU Power & Performance

Samsung Electronics

Remote 85 days ago $180,200$270,400
Python C/C++ Linux Android SQL GPU CPU SoC Performance_analysis_tools Post-silicon_validation System_level_architecture Kernel_level_debugging Shell_scripting Databases Emulation_platforms Silicon_validation Complex_software_workloads CI/CD
Remote

Principal Engineer, GPU Design Verification, Subsystems

Samsung Electronics

Remote (San Jose, CA) 45 days ago $221,700$364,800
SystemVerilog UVM C++ Python Perl Constrained-random testing Functional coverage Assertions CI/CD Debugging Performance profiling Memory subsystems Coherent interconnects GPU architecture Formal verification Emulation
Remote

Senior HPC Support Engineer, Compute and GPU Platform

Nvidia

Remote (Santa Clara, CA) 4 days ago $108,000$172,500
Linux RedHatEnterpriseLinux Ubuntu Docker Kubernetes Python Bash InfiniBand RDMA RCEv2 GPU MPI NCCL ShellScripting Ethernet DistributedFileSystemStorage NetworkSwitchRouter OpenPlatforms HPC Clustering
Remote