SOI RFIC Design Engineer

Broadcom

Actively hiring
Usa-California- San Jose - 1730 Fox Drive, US Posted 56 days ago $120,000–$192,000 / year
View original post Log in to save

At a glance

AI generated

TL;DR

Senior RFIC Design Engineer position available for a dynamic team focused on developing cutting-edge 4G/5G smartphone integrated RF front-end modules. The role involves designing SOI RFICs, including high-power switches and matching circuits, to optimize performance and reduce costs through innovative IP generation and layout management. Daily tasks include presenting design details to cross-functional teams and managing multiple projects under tight deadlines. Ideal candidates possess extensive experience in SOI RF circuit development with successful production records, strong EM simulation skills, and proficiency in tools like Sprectre, Golden Gate, and ADS. Familiarity with CMOS RFIC design, ESD circuits, and 2D/3D EM tools such as HFSS is essential, along with a PhD or Master’s degree in electrical engineering and at least six years of relevant industry experience.

Skills

SOI RFIC EM simulation RF module integration High power SOI switches Simulation tools Spectre Golden Gate AMS ADS HFSS EMX Momentum CMOS RFIC design Analog design Digital design ESD circuits design Lab instruments Network analyzer Spectrum analyzer

What you'll do

  • Design SOI RFICs for 4G/5G smartphone integrated RF front-end modules.
  • Develop compact form factor layouts for high-power RF blocks and matching circuits.
  • Generate innovative IPs to enhance module performance and cost efficiency.
  • Optimize transistor-level and PCB-level circuits for volume production success.
  • Manage and develop SOI and PCB layout designs for RFICs.
  • Present design details and technology evaluations to various development teams.

What we're looking for

  • Solid experience in designing SOI RFICs for 4G/5G RFFE modules.
  • Proven success in developing high-power switches, couplers, and attenuators on SOI.
  • Expertise in EM simulation and compact PCB layout design for RF modules.
  • Strong skills in transistor-level circuit optimization and reliability testing.
  • Hands-on experience with lab instruments like spectrum analyzers and network analyzers.
  • Familiarity with CMOS RFIC, analog, and digital design flows and tools.
  • PhD or Master’s degree in electrical engineering with 6+ years of relevant industry experience.

Market check

Salary context

This $120,000–$192,000 range sits above 36% of similar postings on FindRole.

Peer median band

$136,000–$218,500

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$144,500–$203,725

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 72 open roles on FindRole.

Listed pay typically runs $119,400–$192,000 across 72 roles with salary data.

Most-posted roles

View all roles at Broadcom

More like this

Similar roles

Radio Frequency Hardware Engineer

Qualcomm

San Diego, Ca,Us, US 24 days ago $99,400–$149,200
RF Analog MixedSignal WirelessCommunications RFSystemTheory SemiconductorDevices SignalProcessing PA LNA Mixers Switches MATLAB SystemVue OFDM 5GNR EVM ACLR PAPR SParameters NoiseFigure Linearity PhaseNoise KPIEvaluation

Sr. RF Engineer

Motorola Solutions

Schaumburg, Il, US 16 days ago $101,300–$202,600
ADS CST SPICE Python LabView Cadence_Allegro MATLAB HFSS PSPICE

RF/Analog/ML Augmented IC Design Engineer

Qualcomm

Santa Clara, Ca,Us, US 34 days ago $139,400–$209,200
Python PyTorch TensorFlow CADENCE Virtuoso ADS RFIC Analog IC Design Machine Learning Simulation ASIC_design Verilog Circuit_topology_analysis Transistor_level_design Wireless_applications 4G 5G WLAN BT GPS

Physical IC Design Engineer

Broadcom

Usa-Ca San Jose Innovation Drive, US 31 days ago $120,000–$192,000
TCL PERL EDA Tools RTL Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout Flow and Methodology Development

Physical IC Design Engineer

Broadcom

Usa-Ca San Jose Innovation Drive, US 31 days ago $120,000–$192,000
TCL PERL EDA Tools RTL Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout Flow and Methodology Development

RF Engineer 4

Lam Research

Fremont, Ca,Us, US 49 days ago $119,000–$261,000
SPICE LabView MathCAD MatLab HFSS Comsol Microwave Studio Python C++ Plasma processing High voltage design rules Network Analyzers Impedance Analyzers Spectrum Analyzers RF measurement equipment Kilowatt RF delivery systems 100kHz to 100MHz RF engineering