Senior Embedded Engineer

Anduril Industries

Quick summary

Work type
On-site
Location
Hudson, NH
Salary
$165,000–$218,000 / yr
Posted
1 day ago

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $174k
This role $192k
$120k most similar roles pay here $229k

This role pays more than 72% of similar roles. Most pay $153,355–$194,072 — the shaded band above. At the midpoint, this role pays about $192k versus about $174k for comparable roles.

Based on 240 similar postings.

Employer

About Anduril Industries

Anduril Industries is a defense technology company that builds advanced hardware and software systems for national security, including autonomous drones, surveillance systems, and the Lattice AI command platform.

Anduril Industries currently has 2019 open roles on FindRole.

Listed pay typically runs $146,000–$194,000 across 1811 roles with salary data.

Most-posted roles

View all roles at Anduril Industries

At a glance

TL;DR · Senior Embedded Engineer

The AIRS team is recruiting a Senior Embedded Engineer to lead the design and development of new FPGA-based product lines. This role involves architecting, developing, and reviewing VHDL designs for FPGAs or SoCs, ensuring optimal performance and resource utilization. The engineer will collaborate with multidisciplinary teams to integrate firmware seamlessly into complex systems, develop robust test benches, and optimize hardware acceleration algorithms. Essential skills include expertise in VHDL/Verilog, experience with FPGA design tools like Xilinx Vivado, strong debugging abilities, and proficiency in version control systems. Ideal candidates have extensive experience working with multi-gigabit SERDES, DDR memory busses, Ethernet interfaces, and common communication protocols such as SPI and I2C.

What you'll do

  • Lead FPGA architecture and development processes for new product lines.
  • Design VHDL/Verilog circuits optimized for performance, resource utilization, and power efficiency.
  • Integrate firmware with overall system, including processor bring-up and board support packages.
  • Develop robust test benches in VHDL/Verilog for rigorous testing and validation of designs.
  • Optimize algorithms for hardware acceleration using on-chip bus protocols like AXI or AXI-Stream.

What we're looking for

  • 10+ years of experience in FPGA firmware development.
  • Expertise in VHDL and Verilog/SystemVerilog for RTL design.
  • Experience with Xilinx Vivado or Intel Quartus FPGA tools.
  • Strong hardware/software debugging skills using lab equipment.
  • Proficient in version control systems like Git for collaborative work.
  • Demonstrated experience designing with multi-gigabit SERDES, DDR memory busses, and common communication interfaces.

More like this

Similar roles

Senior Firmware Engineer

Anduril Industries

Hudson, NH 1 day ago $165,000$218,000
VHDL Verilog SystemVerilog Xilinx Vivado Intel Quartus Git MIPS optimization AXI AXI-Stream SERDES DDR memory busses Ethernet MAC and PHY interfaces SPI I2C FPGA SoC

Senior FPGA Engineer, Intelligence Systems

Anduril Industries

Reston, VA 24 days ago $191,000$253,000
Vivado Verilog VHDL Xilinx SoC ModelSim Quartus C C++ FPGA SoC ARM-based systems Safety-critical design High speed busses

ASIC & FPGA Design Engineer, Senior

Lockheed Martin

Orlando, FL 3 days ago
VHDL Verilog Xilinx Intel Vivado Quartus MATLAB Simulink High-Level Synthesis Power Analysis Thermal Analysis Design Assurance Configuration Management Mentorship ASIC Design FPGA Co-Design Hardware-Software Co-Verification
Hybrid

Careers at Lam Research

Lam Research

Fremont, CA 71 days ago $119,000$261,000
SystemVerilog VHDL Xilinx Vivado AXI busses UVM Matlab Simulink Python DSP FFT FIR IIR SPI I2C EtherCAT Ethernet RS232 Git Atlassian
Hybrid

Senior Embedded Software Engineer

Motorola Solutions

Los Angeles, CA 81 days ago $135,000$200,000
CNSA IPsec socket programming Internet/Ethernet protocols AMD UltraScale+ Microchip Polarfire SoC BSP development embedded system software encryption algorithms security protocols CI/CD
Hybrid