Senior Staff Engineer, Post-Silicon GPU Power & Performance
Samsung Electronics
At a glance
AI generatedThe Qualcomm Memory Design/Technology Team is seeking a senior-level engineer to join their System PDN and power modeling group, where the candidate will assess and optimize high-performance chip and across-chiplet PDN architecture for robust computing and low-noise performance in applications like cloud, compute, mobile, and IoT. Day-to-day responsibilities include developing and validating models for power density under various workloads, identifying critical power scenarios within packaging constraints, and simulating system power behavior on different scenarios. The role requires expertise in EDA tools such as Voltus, Redhawk, SPICE, and Virtuoso, along with knowledge of signal and power integrity, chiplets, PMIC architecture, and thermal modeling. Candidates should have a Master's or Ph.D. in Electrical Engineering and experience in PDN optimization, decoupling capacitance placement, and power modeling for high-performance computing systems.
Skills
What you'll do
What we're looking for
Market check
This $192,000–$288,000 range sits above 79% of similar postings on FindRole.
Peer median band
$168,000–$257,375
Median floor and ceiling across peers.
Typical midpoint (25–75%)
$186,856–$235,750
Middle half of comparable postings.
Based on 240 comparable postings.
* 240 is the maximum number of comparable postings sampled.
Employer
Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.
Qualcomm currently has 569 open roles on FindRole.
Listed pay typically runs $148,300–$224,400 across 536 roles with salary data.
Most-posted roles
More like this
Samsung Electronics
Samsung Electronics
Samsung Electronics
Qualcomm
Nvidia
Nvidia