Careers

Qualcomm

Quick summary

Work type: On-site
Location: San Diego, CA
Posted: 46 days ago

Market check

Salary context

How this pay compares to similar roles

Similar $180k

$123k most similar roles pay here $247k

This listing doesn't post a salary. Most similar roles pay $152,037–$208,800.

Based on 238 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 558 open roles on FindRole.

Listed pay typically runs $154,000–$231,000 across 401 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Careers

Apply Now Log in to save

As a Design Verification Engineer at Qualcomm’s Security Group, you will collaborate with chip architects to validate core and sub-system level micro-architectures for cutting-edge products. Your daily tasks include developing comprehensive verification methodologies and testbenches, executing verification plans, and debugging test failures while ensuring design readiness for product launch. You will work closely with cross-functional teams to meet performance and security requirements. Preferred qualifications include deep knowledge of APB/AXI/SPI protocols, memory organization, fault-tolerant design, and experience with UVM/SV concepts. Familiarity with cryptographic algorithms and scripting languages like Python or Perl is advantageous. This role demands expertise in verification methodologies such as formal techniques, assertions, and silicon bring-up, ensuring scalable and portable solutions for complex digital/analog designs.

Skills

SystemVerilog UVM Python Perl UNIX APB AXI SPI Formal Verification Assertions Silicon Bring-up ARM RISC-V Cryptographic Algorithms Simulators Coverage Collection Gate-level Simulation Waveform Viewers Mixed Signal Verification

What you'll do

Develop detailed test and coverage plans for subsystems and SOC architectures.
Create verification methodology ensuring scalability across various environments.
Design comprehensive verification environment including stimulus, checkers, monitors, assertions, and coverpoints.
Execute verification plans to bring up design and debug failures in the DV environment.
Track and report progress on verification activities using specific metrics like bugs and coverage.

What we're looking for

2+ years of SOC-level or core-level verification experience.
Proficient in debugging ARM-based or RISC-V based processors.
Strong understanding of APB/AHB/AXI protocols.
Solid knowledge of SystemVerilog/UVM concepts.
Experience with cryptographic algorithms is preferred.
Basic proficiency in UNIX commands and Python/Perl scripting.

Save