Browse tech roles

Filter the feed by workplace, employment type, salary floor, and post age. For ranked matching against your resume, use AI Match.

2 of up to 20 (filtered)

Senior ASIC Timing Engineer

Nvidia

Santa Clara, CA 3 days ago $136,000$218,500
Actively hiring Posted this week Verified listing Competitive pay
Static Timing Analysis Timing Constraints Generation ECOs Physical Design Optimization Synthesis Placement Routing Logic Restructuring STA Tools Deep Sub-Micron Process Nodes GPU STA CPU STA LPD STA SOC STA Logic Synthesis Equivalence Checking DFT Logic AMS Designs Methodology Development Flow Development Automation
Hybrid

Senior ASIC Timing Engineer

Nvidia

Westford, MA 8 days ago $168,000$264,500
Actively hiring Verified listing Above market
Python Tcl Make Synopsys_PrimeTime Cadence_Tempus EDA_tools Static_Timing_Analysis Timing_Constraints_Generation ECOs Physical_Design_Optimization Logic_Synthesis Logical_Equivalence_Checking DFT_logic Deep_Sub_Micron_Technology Process_Variations_Modeling Methodology_Development_Automation