Browse tech roles

Filter the feed by workplace, employment type, salary floor, and post age. For ranked matching against your resume, use AI Match.

Active Keyword: ASIC Clocks Design Engineer Remove filter Clear all

2 of up to 20 (filtered)

ASIC Clocks Design Engineer - New College Grad 2026

Nvidia

Santa Clara, CA 3 days ago $100,000–$166,750
Actively hiring Posted this week Verified listing Below market
Verilog Python RTL Docker CI/CD VLSI Sub-micron silicon issues Noise Cross-talk OCV effects Clocking networks Power Optimization Physical Implementation DFx Timing Closure
Save

Senior ASIC Design Engineer – Clocks IP

Nvidia

Santa Clara, CA 16 days ago $136,000–$218,500
Actively hiring Verified listing Competitive pay
Verilog Python RTL Logic Synthesis CI/CD Sub-micron Silicon Issues Clocking Networks Clocks Controller Power Optimization Noise Analysis Cross-talk OCV Effects Scalable Designs Silicon Debug
Hybrid
Save