Principal DDR Validation Engineer

Arm Holdings

Hybrid

Quick summary

Work type
Hybrid
Location
Austin, TX
Salary
$249,900–$338,100 / yr
Posted
1 day ago

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $189k
This role $294k
$123k most similar roles pay here $361k

This role pays more than 98% of similar roles. Most pay $161,825–$216,250 — the shaded band above. At the midpoint, this role pays about $294k versus about $189k for comparable roles.

Based on 240 similar postings.

Employer

About Arm Holdings

Arm Holdings plc is a leading British semiconductor and software design firm, established in 1990 and recognized for developing energy-efficient processor architectures that power nearly all smartphones and a vast range of IoT and computing devices.

Arm Holdings currently has 39 open roles on FindRole.

Listed pay typically runs $184,500–$249,600 across 39 roles with salary data.

Most-posted roles

View all roles at Arm Holdings

At a glance

TL;DR · Principal DDR Validation Engineer

As a Senior Functional Validation Engineer on the next-generation compute solutions team, you will drive validation specifications and methodologies for complex subsystems, working closely with architecture, design, verification, implementation, modeling, performance analysis, software development, FPGA, and board development engineers. Your daily tasks include developing robust validation methodologies, creating test plans, executing validations, and ensuring the successful delivery of validated subsystems using innovative technologies and tools. The role requires extensive experience in silicon validation for sophisticated SoCs/ASICs with multi-core CPU/GPU subsystems and high-speed interfaces like PCIe/CXL, DDRx/LPDDRx, HBM, and Ethernet. You must be proficient in C, C++, shell scripting (Tcl, Perl, Python), and possess deep knowledge of computer architectures, systems, and processor-based system designs.

What you'll do

  • Develop robust validation methodologies for complex subsystems in system environments.
  • Own the validation of IP and complex subsystems within next-generation compute solutions.
  • Create detailed validation specifications and documentation for sophisticated designs.
  • Execute validation test plans using C, C++, and other programming languages.
  • Collaborate on use-case validation across emulation, FPGA, and development boards.
  • Ensure comprehensive coverage in validation by working through all stages of silicon validation.

What we're looking for

  • 15+ years of experience in silicon validation for complex SoCs/ASICs.
  • Expertise in validating multi-core CPU/GPU subsystems and high-speed interfaces.
  • Proficient in developing validation test content using C, C++, and scripting languages.
  • Deep understanding of computer architectures and systems, including processor-based designs.
  • Ability to create robust validation methodologies and specifications for sophisticated designs.

More like this

Similar roles

Senior Hardware Validation Engineer

Nvidia

Santa Clara, CA 160 days ago $136,000$212,750
Python C/C++ JavaScript AWS Kubernetes Terraform CI/CD PostgreSQL Docker Prometheus Grafana x86 Arm GPU Networking Storage Deep Learning AI Applications Oscilloscopes Digital Multi Meter

Senior High Speed SerDes Validation Engineer

Nvidia

Santa Clara, CA 127 days ago $168,000$264,500
C/C++ Python JavaScript High-speed IO validation SERDES performance tuning Ethernet InfiniBand Datacenter system management Datacenter security Datacenter networking Datacenter storage Oscilloscopes Digital Multi Meter CI/CD

DDR PHY System Design Engineer (San Diego, US)

Qualcomm

San Diego, CA 8 days ago $140,000$210,000
Perl TCL Unix DDR DRAM PHY JEDEC LPDDR PCDDR HBM signal integrity power integrity link-budgets trainings design-for-yield high-speed interface mixed-signal designs

Hardware Validation Engineer

Nvidia

Santa Clara, CA 16 days ago $168,000$264,500
PCIE chip-to-chip interconnects BER system integration testing speed char noise char feature tuning electrical validation thermal power controller tuning PVT testing HTOL SLT PCB design layout Data Center topologies hosts switches retimers end points computer architecture high speed interfaces timing analysis process variations statistical error rates power analysis
Hybrid

Hardware Validation Engineer

Oracle

Santa Clara, CA 27 days ago $70,600$141,200
Linux Bash Shell scripting PCIe DDR I2C/SMBus SPI High-speed scopes Differential probes Printed Circuit Board design Signal integrity validation Power delivery validation Thermal validation Liquid cooling systems Root-cause analysis Electrical Engineering Problem Solving Test Script Automation