Fellow, Server CPU / Post Silicon Architect in Santa Clara, California | Advanced Micro Devices, Inc

Amd

Hybrid

Quick summary

Work type: Hybrid
Location: TXSanta Clara, CAFolsom, CA
Salary: $256,000–$256,000 / yr
Posted: 63 days ago
Closes: Apr 13, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $200k

This role $256k

$156k most similar roles pay here $267k

This role pays more than 87% of similar roles. Most pay $174,850–$225,950 — the shaded band above. At the midpoint, this role pays about $256k versus about $200k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 64 open roles on FindRole.

Listed pay typically runs $190,000–$190,000 across 64 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Fellow, Server CPU / Post Silicon Architect in Santa Clara, California | Advanced Micro Devices, Inc

Apply Now Log in to save

As a Fellow in Post-Silicon Validation Architecture for Server CPUs, you will join the Server Platform Solutions Engineering team to drive validation strategy and test plans, ensuring high-quality server products. Your daily tasks include developing tools and methodologies for validating next-generation CPU technologies, setting priorities for automation capabilities, and acting as a master debugger for complex issues spanning hardware and software boundaries. You must have expertise in modern x86 microprocessor architecture, experience with silicon bring-up and debug, and proficiency in languages like C/C++ and Python. This role demands strong executive communication skills and the ability to collaborate across global validation organizations to achieve zero customer escapes, fostering innovation and continuous improvement within the team.

Skills

Python C/C++ Linux Windows Kubernetes Terraform AWS CI/CD PostgreSQL Docker Prometheus Grafana AI Emulation PCIE CXL Coherent_interconnects

What you'll do

Drive the development of CPU validation strategy and test plan.
Develop tools and methodologies for validating next-generation server CPU technologies.
Strategize at-scale validation using global server farms to maximize quality.
Set priorities for automation capabilities in platform validation plans.
Serve as master debugger for complex HW/SW issues like security, power management.
Use AI tools to accelerate development of validation environments and tools.

What we're looking for

Extensive experience in CPU validation strategy and test plan development.
Proven track record in developing tools and methodologies for validating next-generation server CPU technologies.
Expertise in system-level emulation architecture and at-scale validation strategies.
Deep understanding of modern x86 microprocessor and server platform architectures.
Strong background in debugging complex issues across hardware and software boundaries.
Experience with AI tools to accelerate validation environment development.
Familiarity with programming languages (C/C++, Python) and server operating systems.

Similar roles

CPU Post-Silicon Validation Engineer - Multiple Levels

Qualcomm

Santa Clara, CA +2 102 days ago $148,300–$250,700

C C++ Assembly Makefiles Git Micro-processor architecture Power management Physical design concepts Silicon validation Debugging Test development Test vectors

Save

Hardware Validation Engineer – Server

Qualcomm

Santa Clara, CA 40 days ago $180,500–$270,700

Python Shell TCL PCIe DDR I2C SPI MDIO GPIO Oscilloscopes Logic analyzers Protocol analyzers BIOS BMC

Save

Fellow, AI Workload Optimization in San Jose, California | Advanced Micro Devices, Inc

Amd

San Jose, CA 94 days ago $256,000–$256,000

PyTorch JAX vLLM SGLang ROCm Distributed Systems Multi-node/Multi-GPU Performance Profiling TorchProfiler ROCM Profiler Nsight Transformer Models Attention Mechanisms Quantization Speculative Decoding FlashAttention Cross-functional Collaboration Deep Learning Large Language Models Computer Vision

Hybrid

Save

SR ASIC Design Engineer - Networking/ DPU/ AI Systems in Santa Clara, California | Advanced Micro Devices, Inc

Amd

Santa Clara, CA 20 days ago $200,000–$200,000

Verilog SystemVerilog C C++ Python Tcl Shell P4 AXI AMBA RTL ASIC SoC NoC Network-on-Chip

Hybrid

Save

SENIOR SILICON DESIGN ENGINEER: Hardware-Software Co-Design, GPU Compute and AI Compilers & Runtimes in Bellevue, Washington | Advanced Micro Devices, Inc

Amd

Washington 70 days ago $141,760–$141,760

C C++ Python CUDA HIP Linux DRM/GEM ROCm IREE PyTorch Triton LLVM MLIR GPU HPC AI Compiler Performance Modeling System-Level Programming Kernel-Mode Drivers Memory Management Framework Internals Quantization Techniques Attention Mechanisms Mixture-of-Experts

Hybrid

Save

AI/ML Silicon Verification Solutions Engineer – Tools in San Jose, California | Advanced Micro Devices, Inc

Amd

San Jose, CA 95 days ago $141,760–$141,760

Python C/C++ Object-Oriented Perl SystemVerilog UVM AWS GCP Azure OCI CI/CD Jenkins GitHub Actions Git Model Context Protocol (MCP) Object-Oriented Programming (OOP)

Hybrid

Save